mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 09:30:38 +02:00
each module should be able to state how their bl/br lines are named. Here we always connect port_data with the bitcell_array, so port_data needs function that return the names of bl/br. Signed-off-by: Bastian Koppelmann <[email protected]>