mirror of https://github.com/VLSIDA/OpenRAM.git
Leave supply routing to new helper functions.
This commit is contained in:
parent
8f2d787d53
commit
357f967a93
|
|
@ -174,18 +174,8 @@ class sense_amp_array(design.design):
|
|||
height=dout_pin.height())
|
||||
|
||||
def route_supplies(self):
|
||||
if OPTS.experimental_power:
|
||||
self.route_horizontal_pins("vdd")
|
||||
self.route_horizontal_pins("gnd")
|
||||
else:
|
||||
for i in range(len(self.local_insts)):
|
||||
inst = self.local_insts[i]
|
||||
|
||||
for gnd_pin in inst.get_pins("gnd"):
|
||||
self.copy_power_pin(gnd_pin)
|
||||
|
||||
for vdd_pin in inst.get_pins("vdd"):
|
||||
self.copy_power_pin(vdd_pin)
|
||||
self.route_horizontal_pins("vdd")
|
||||
self.route_horizontal_pins("gnd")
|
||||
|
||||
def route_rails(self):
|
||||
# Add enable across the array
|
||||
|
|
|
|||
|
|
@ -100,16 +100,8 @@ class precharge(design.design):
|
|||
pmos_pos = pmos_pin.center()
|
||||
self.add_path(pmos_pin.layer, [pmos_pos, self.well_contact_pos])
|
||||
|
||||
self.add_via_stack_center(from_layer=pmos_pin.layer,
|
||||
to_layer=self.supply_stack[0],
|
||||
offset=self.well_contact_pos)
|
||||
|
||||
self.add_min_area_rect_center(layer=self.en_layer,
|
||||
offset=self.well_contact_pos,
|
||||
width=self.well_contact.mod.second_layer_width)
|
||||
|
||||
self.add_layout_pin_rect_center(text="vdd",
|
||||
layer=self.supply_stack[0],
|
||||
layer=pmos_pin.layer,
|
||||
offset=self.well_contact_pos)
|
||||
|
||||
def create_ptx(self):
|
||||
|
|
|
|||
Loading…
Reference in New Issue