Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 09:58:33 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
2faa067ea6c64a722f78a3548eb164b9d1685d0c
OpenRAM/technology/sky130/custom
T
History
Jesse Cirimelli-Low 0034798787 both rbl replica array working
2023-09-11 11:23:39 -07:00
..
__init__.py
Use packages for imports.
2022-07-13 15:55:57 -07:00
sky130_bitcell_array.py
work on capped rba
2023-08-25 16:39:32 -07:00
sky130_bitcell_base_array.py
rba done w/o wordline
2023-08-24 02:55:45 -07:00
sky130_bitcell.py
work on capped rba
2023-08-25 16:39:32 -07:00
sky130_capped_replica_bitcell_array.py
various refactor changes
2023-08-28 12:31:55 -07:00
sky130_col_cap_array.py
single port sky130 crba passing lvs
2023-08-30 20:59:02 -07:00
sky130_col_cap.py
Update copyright year
2023-01-28 22:56:27 -08:00
sky130_corner.py
placement working for sp capped rba, need fix rowcap patterns
2023-08-26 18:54:07 -07:00
sky130_dummy_array.py
both rbl replica array working
2023-09-11 11:23:39 -07:00
sky130_dummy_bitcell.py
Update copyright year
2023-01-28 22:56:27 -08:00
sky130_internal.py
Update copyright year
2023-01-28 22:56:27 -08:00
sky130_replica_bitcell_array.py
work on capped rba
2023-08-25 16:39:32 -07:00
sky130_replica_bitcell.py
Update copyright year
2023-01-28 22:56:27 -08:00
sky130_replica_column.py
rba done w/o wordline
2023-08-24 02:55:45 -07:00
sky130_row_cap_array.py
various refactor changes
2023-08-28 12:31:55 -07:00
sky130_row_cap.py
Update copyright year
2023-01-28 22:56:27 -08:00
Powered by Gitea Version: 1.27.2 Page: 1441ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API