mrg b77f168270 Fix original pin name bug in bitcell too.

2020-11-19 15:12:02 -08:00

..

base

Use internal pin names in path names for signal traces.

2020-11-19 08:45:09 -08:00

bitcells

Fix original pin name bug in bitcell too.

2020-11-19 15:12:02 -08:00

characterizer

Add custom cell custom port order code. Update setup/hold to use it.

2020-11-17 11:12:59 -08:00

custom

Small fix for finding pin names in timing graph.

2020-11-16 13:57:31 -08:00

datasheet

…

drc

…

example_configs

Consistent naming in example configs

2020-11-18 09:59:38 -08:00

gdsMill

…

modules

Default to no hierarchical word lines.

2020-11-19 10:48:35 -08:00

pgates

Default to no hierarchical word lines.

2020-11-19 10:48:35 -08:00

riscv

…

router

…

sram

Add 200 cycles. Can be commented out or run for shorter.

2020-11-09 15:20:36 -08:00

tests

Skip test 50 which is too slow

2020-11-16 08:59:25 -08:00

verify

Fix missing default path in pex

2020-11-12 14:43:57 -08:00

debug.py

…

gen_stimulus.py

…

globals.py

Rework bitcells.

2020-11-13 10:07:40 -08:00

Makefile

…

openram.py

…

options.py

Default to no hierarchical word lines.

2020-11-19 10:48:35 -08:00

run_profile.sh

…

sram_factory.py

…

view_profile.py

…