OpenRAM/compiler
Matt Guthaus 0701fceb0b Use sram rather than new meta-sram class in the characterizer for delay 2018-07-18 10:39:29 -07:00
..
base Add create_bus and connect_bus api 2018-07-17 14:23:29 -07:00
characterizer Use sram rather than new meta-sram class in the characterizer for delay 2018-07-18 10:39:29 -07:00
gdsMill Convert entire OpenRAM to use python3. Works with Python 3.6. 2018-05-14 16:15:45 -07:00
modules Space hier decoder input connections along rails to avoid conflicts 2018-07-18 10:21:58 -07:00
pgates Remove uniqe pbitcell id since it isn't needed. Convert dos EOL to unix EOL characters. Convert python2.7 to python3 in pbitcell. 2018-06-29 11:49:02 -07:00
router Fix unit tests to be DRC clean. 2017-06-07 10:29:53 -07:00
tests Fix syntax error in delay test to use new sram wrapper module 2018-07-18 10:33:18 -07:00
verify Add DRC/LVS/PEX statistics in verbose=1 mode 2018-07-11 11:59:24 -07:00
Makefile Add Makefile for parallel test execution. 2018-01-22 13:39:07 -08:00
debug.py Output debug warnings and errors to stderr. Clean up regress script a bit. 2018-07-11 09:51:28 -07:00
example_config_freepdk45.py Fix num words in example. 2018-02-23 12:17:43 -08:00
example_config_scn3me_subm.py Example config only characterizes a single corner. Remove default name of sram to generate more meaningful name. Begin pre-computed IP library. 2018-02-12 11:22:47 -08:00
gen_stimulus.py Convert entire OpenRAM to use python3. Works with Python 3.6. 2018-05-14 16:15:45 -07:00
globals.py Fix order of checkpointing so that it is done after characterizer and verify have found their executables. 2018-07-11 12:12:03 -07:00
openram.py Improve openram output. Fix save output function name. 2018-07-12 10:35:38 -07:00
options.py Fix options so it is in /tmp in RAM drive 2018-07-05 16:33:26 -07:00
sram.py Getting single bank to work reliably. Removed tri_gate from bank 2018-07-13 14:45:46 -07:00
sram_1bank.py Single bank working except for channel routing error in 4-way case. 2018-07-17 14:40:04 -07:00
sram_2bank.py Reference local sram instance in sram.py. 2018-07-13 09:30:14 -07:00
sram_4bank.py Reference local sram instance in sram.py. 2018-07-13 09:30:14 -07:00
sram_base.py Must connect clock at top level for now 2018-07-17 14:24:07 -07:00