luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
4,502 Commits 4 Branches 63 Tags 78 MiB
Commit Graph

4502 Commits

Author SHA1 Message Date
Eren Dogan 34aac5a6b1 Enable required package installation 2022-10-25 16:13:04 -07:00
Eren Dogan e8b78bfd74 Fix paths in .magicrc 2022-10-25 14:36:05 -07:00
Eren Dogan 8599a02f12 Update openram.py location 2022-10-25 13:34:49 -07:00
Eren Dogan dacc0acd4d Fix paths while initializing 2022-10-25 13:01:02 -07:00
Eren Dogan a11570e7da Add package directories to .gitignore 2022-10-25 12:25:17 -07:00
Eren Dogan 92460d2080 Move the compiler script to the root 2022-10-25 12:22:57 -07:00
Eren Dogan dc9d1e00d8 Add setup files for package 2022-10-25 12:22:18 -07:00
samuelkcrow 5a82c45a33 Change how lists of BLs and WLs are named and organized for proper connection between these modules 2022-10-24 20:08:13 -07:00
mrg 9b6eb4a120 Fix whitespace 2022-10-20 16:38:23 -07:00
mrg 8fd08916a1 Move is_non_inverting graph code to bitcell_base class to work with pbitcell too. 2022-10-20 15:16:10 -07:00
mrg aeca2c6b88 Allow any definition of KEEP to keep temp files 2022-10-20 14:31:26 -07:00
samuelkcrow 55d89fbae8 copy supply pins to top level in replica array, now passing tests 2022-10-19 17:13:54 -07:00
samuelkcrow f9419e8ff7 fix self.rbls and fix handling of rbl WLs (kinda) 2022-10-17 20:51:42 -07:00
Eren Dogan ba274c0a38 Correct FAQ title 2022-10-14 18:29:42 -07:00
Eren Dogan c390aaaf53 Fix "go back" links 2022-10-14 18:27:39 -07:00
mrg f3058cba26 Merge branch 'dev' into documentation 2022-10-14 16:55:08 -07:00
mrg 15089ae4f1 Move sections from README to docs 2022-10-14 16:51:54 -07:00
mrg dd1ce805a4 Edits to dependencies 2022-10-14 16:43:16 -07:00
mrg b072f9e703 Fix link to docs 2022-10-14 16:43:06 -07:00
mrg 74a1e21485 Move hints to FAQ and link to documentation 2022-10-14 16:38:10 -07:00
mrg 80e9896226 Add publications to README 2022-10-12 09:35:53 -07:00
mrg e808d7e50c Update so you only need to run make install. 2022-10-12 09:35:00 -07:00
samuelkcrow a1ca7c312d remove grounded WLs from replica array 2022-10-11 11:43:26 -07:00
Eren Dogan fb66e37ac0 Fix directory links in index.md 2022-10-04 22:19:11 -07:00
Eren Dogan f0de8d9c8f Update documentation links 2022-10-04 22:16:12 -07:00
Eren Dogan d879d22f08 Add documentation files 2022-10-04 21:58:49 -07:00
samuelkcrow cfd52a6065 fix offsets so array ends up at 0,0 2022-09-26 14:24:16 -07:00
samuelkcrow 8bc3903a04 remove end caps from replica column (will not pass sky130 drc) 2022-09-26 14:23:09 -07:00
samuelkcrow 37dee02161 Merge branch 'dev' into no_rbl 2022-09-13 12:34:57 -07:00
Jesse Cirimelli-Low 3b02a8846d sky130 rba passing :) 2022-09-12 16:07:00 -07:00
samuelkcrow 004ee3748d add option to keep tmp files when running tests with make 2022-09-08 13:40:48 -07:00
samuelkcrow f1f18b3b54 replica code working but failing lvs 2022-09-07 19:32:25 -07:00
samuelkcrow 3ef52789be first pass splitting replica array into capped and replica array modules 2022-09-07 12:39:35 -07:00
samuelkcrow fe0cfac6c8 tests for new capped array module 2022-09-07 12:39:01 -07:00
mrg 2c8a52f32d Merge remote-tracking branch 'private/dev' into dev 2022-08-30 12:58:35 -07:00
Matt Guthaus 71955c4d01
Merge pull request #154 from davideschiavone/davideschiavone-patch-1 
fix openram to OpenRAM
 2022-08-30 12:53:39 -07:00
Matt Guthaus 15209ae966
Merge branch 'dev' into davideschiavone-patch-1 2022-08-30 12:53:23 -07:00
Bugra Onal 57d7a78421 Merge branch 'multibank' into dev 2022-08-30 09:19:19 -07:00
Bugra Onal 1a214a7309 Fixed utest 25 golden 2022-08-30 09:17:51 -07:00
Davide Schiavone af46c057fb
more openram fixes in README 2022-08-26 22:25:47 +02:00
Davide Schiavone 5c26f3de25
Update README.md 2022-08-26 17:51:01 +02:00
Jesse Cirimelli-Low 11fa0777e8 add flatglob to tech file; sky130 replica col lvs working 2022-08-22 15:30:11 -07:00
Bugra Onal c0c15537d9 Added golden files for freepdk test 25 2022-08-18 11:04:53 -07:00
Bugra Onal 25cc08db80 Further fixes for new verilog naming convention 2022-08-18 11:03:13 -07:00
Bugra Onal a7c6406d0d Changed verilog file naming convention 2022-08-18 10:36:54 -07:00
Bugra Onal 1a23d156c0 remove references to bank_sel 2022-08-18 10:33:46 -07:00
Bugra Onal 242d90f543 Code format fixes 2022-08-13 13:58:53 -07:00
Bugra Onal aefe46394c Merge branch 'dev' into multibank 2022-08-12 21:45:26 -07:00
Bugra Onal b33c2ab96c Fixed test 25 golden files 2022-08-12 21:33:40 -07:00
Bugra Onal 6ba2a9bca7 Make sure num_wmasks is 0 when no wmask is generated 2022-08-10 16:35:39 -07:00