Commit Graph
1692 Commits
Author SHA1 Message Date
Tharaka 63fb9dc0fb fixing a typo 2026-10-02 09:26:57 +02:00
Tharaka ebaecb50bf mcm: refactor and move score_intermediate into scorer 2026-10-02 09:26:57 +02:00
Tharaka 489d90f893 refactor with scorer and search classes 2026-10-02 09:26:57 +02:00
Tharaka a2c891184e refactor mcm pass 2026-10-02 09:26:57 +02:00
Tharaka ca911ddb38 multiple constant multiplication (mcm) pass 2026-10-02 09:26:57 +02:00
Emil J. Tywoniak 49f45cf21f abc_new: error handling when sketchy scripts are used 2026-09-30 12:19:21 +02:00
nella d4f0028e7f Merge pull request #6178 from YosysHQ/nella/muladd-reassoc
canonicalize $macc unmapping for better DSP inference [sc-814]
2026-09-22 13:04:16 +00:00
nella 90e281a964 Reject abc9 boxes without an input or an output. 2026-09-21 16:58:03 +02:00
nella 5726f981fa Keep keep wires in abc. 2026-09-21 16:57:41 +02:00
nella e7dd15a4b8 Clear options per invocation. 2026-09-21 16:57:26 +02:00
Emil J 150c32b03e Merge pull request #6154 from YosysHQ/emil/liberty-filter
liberty: add filtering for things we need
2026-09-16 16:44:09 +00:00
Emil J. Tywoniak 91ac95c2b4 libparse: overwrite cache whenever old filter doesn't cover new filter 2026-09-16 18:21:46 +02:00
nella 5c338c559a Reassociate sums of products via $macc. 2026-09-16 14:26:07 +02:00
Lofty d85872386a Merge pull request #6174 from YosysHQ/lofty/abc-refactor-16
abc9: migrate to write_xaiger2
2026-09-14 16:25:07 +00:00
Emil J. TywoniakandJakub Michalski 72b30b1820 abc: dispatch modules in cell count order
Co-authored-by: Jakub Michalski <[email protected]>
2026-09-14 12:52:10 +02:00
Emil J. Tywoniak 5a81ce51c0 fixup! abc: finish the submitted runs before propagating an error 2026-09-11 10:08:28 +02:00
Emil J. Tywoniak bc92c9d9bf abc: finish the submitted runs before propagating an error 2026-09-10 18:16:57 +02:00
Emil J. Tywoniak 5c6c0f66e3 abc: re-isolate autoidx churn 2026-09-10 18:16:57 +02:00
Emil J. Tywoniak fa61f1732e abc: clock domain parallelism is module parallelism 2026-09-10 18:16:57 +02:00
Emil J. Tywoniak 2a1c20dbbe liberty: add filtering for things we need 2026-09-10 16:12:49 +02:00
Miodrag Milanović ae86bbb130 Revert "Temporarily revert #6101 and #6077" 2026-09-10 09:09:13 +02:00
Miodrag Milanović f1442ce42e Merge pull request #6182 from YosysHQ/lofty/revert-read_xaiger2
Temporarily revert #6101 and #6077
2026-09-08 04:53:08 +00:00
Lofty 51583d854a Revert "Merge pull request #6077 from YosysHQ/lofty/abc-refactor-8"
This reverts commit fd6367405e, reversing
changes made to 0f2bcb94b7.
2026-09-07 17:29:08 +01:00
nella 7c26ff16c6 Merge pull request #6162 from YosysHQ/nella/scl-cache-dir
liberty_cache: per user SCL cache directory [sc-843]
2026-09-07 14:52:21 +00:00
nella dbef3ec8a5 Merge branch 'main' into nella/cell-rank 2026-09-04 16:06:21 -07:00
Emil J edb882e874 Merge pull request #6177 from YosysHQ/emil/abc-prepare-extract-sequence-determinism-2
abc: isolate state mutation in prepare and extract for multi-threaded determinism
2026-09-04 13:09:37 +00:00
nella 82b95b2669 Use <=>. 2026-09-04 13:29:31 +02:00
Lofty c53d452134 Revert "Merge pull request #6101 from YosysHQ/lofty/abc-refactor-10"
This reverts commit 621d943ac8, reversing
changes made to 598862f45b.
2026-09-04 11:16:11 +01:00
Emil J. Tywoniak e74a81c639 abc: cleanup 2026-09-04 12:01:35 +02:00
Emil J. Tywoniak cdbf2948bb abc: defer cell removal from prepare until extract for multi-threaded determinism 2026-09-04 11:38:26 +02:00
nella c4b6c19580 Rank cells on tuple. 2026-09-04 11:16:24 +02:00
Emil J. Tywoniak 74ff7c407b abc: per-clock-domain autoidx mechanism for multi-threaded determinism 2026-09-04 11:12:33 +02:00
Emil J. Tywoniak 4a51ae1f2c abc: don't bump assign_map in extract 2026-09-04 10:37:35 +02:00
nella ad5f80bf0d Drop replaced box. 2026-09-03 14:16:31 +02:00
Miodrag Milanović 28b7a17675 Merge pull request #6115 from YosysHQ/log-sink
log rewrite [sc-748]
2026-09-02 13:03:29 +00:00
nella 9c2e1a8338 Add scl cache dir option. 2026-09-01 14:29:02 +02:00
Lofty 3f71c16f1b punt xaiger2 -dff to another PR 2026-09-01 12:47:01 +01:00
Lofty 4c4d85e0d4 scratchpad option for xaiger1 2026-09-01 12:47:01 +01:00
Lofty 66b8e7e34a no need to aigmap anymore 2026-09-01 12:47:01 +01:00
nella 9a86e65d80 Order carry ports last. 2026-09-01 12:47:01 +01:00
Lofty 184ff2d0de abc9: migrate to write_xaiger2 2026-09-01 12:47:01 +01:00
Miodrag Milanovic 726aff678f log: remove log_ prefix and unified some namings 2026-08-31 11:20:21 +02:00
Emil J dd83bbad28 Merge pull request #6116 from antmicro/mgan/hdlname-fix
Fix ignored `hdlname` attribute in `dfflibmap` pass
2026-08-24 11:36:17 +00:00
Miodrag Milanović 2fd290ad47 Merge pull request #6134 from SimonEbner/main
Retry read operations interrupted by EINTR
2026-08-20 16:24:26 +00:00
Lofty be69f88e55 Merge pull request #6135 from YosysHQ/lofty/abc-refactor-13
abc: remove -sop
2026-08-20 09:34:26 +00:00
nella 59a3826bbd Merge pull request #6130 from DanielMBouyou/arith-tree-narrow-link
arith_tree: do not flatten a chain link narrower than its consumer
2026-08-20 08:40:25 +00:00
Miodrag Milanovic 2e113f5eff log: create LogManager singleton and move implementation 2026-08-19 15:59:46 +02:00
Lofty caceaaa2bb abc: remove -sop 2026-08-19 12:52:10 +01:00
Simon Bucher b98d7b6853 Gracefully handle EINTR during read.
EINTR should be retried.
2026-08-19 10:46:41 +00:00
Lofty edb411a622 synth_greenpak4, nlutmap: remove 2026-08-19 10:56:16 +01:00