xschem/xschem_library/logic
Stefan Frederik f0e21f15bd revert testbench.sch changes 2022-06-14 10:27:30 +02:00
..
bf.sch populating xschem git repo 2020-08-08 15:47:34 +02:00
bf.sym populating xschem git repo 2020-08-08 15:47:34 +02:00
eo.sch populating xschem git repo 2020-08-08 15:47:34 +02:00
eo.sym populating xschem git repo 2020-08-08 15:47:34 +02:00
ff.sch populating xschem git repo 2020-08-08 15:47:34 +02:00
ff.sym populating xschem git repo 2020-08-08 15:47:34 +02:00
iv.sch populating xschem git repo 2020-08-08 15:47:34 +02:00
iv.sym populating xschem git repo 2020-08-08 15:47:34 +02:00
latch.sch populating xschem git repo 2020-08-08 15:47:34 +02:00
latch.sym populating xschem git repo 2020-08-08 15:47:34 +02:00
nd2.sym cleanup in print_spice_element(), print_verilog_primitive(), print_vhdl_primitive(), print_tedax_element(), parselabel allows ~ in node names (XSPICE inversion operator) 2020-10-13 02:52:37 +02:00
nr2.sym populating xschem git repo 2020-08-08 15:47:34 +02:00
ram.sch better check for availability of -justify option in listboxes 2022-05-29 00:36:19 +02:00
ram.sym better check for availability of -justify option in listboxes 2022-05-29 00:36:19 +02:00
ram_tb.sch better check for availability of -justify option in listboxes 2022-05-29 00:36:19 +02:00
stimuli.test_ngspice populating xschem git repo 2020-08-08 15:47:34 +02:00
sync_reg.sch populating xschem git repo 2020-08-08 15:47:34 +02:00
sync_reg.sym populating xschem git repo 2020-08-08 15:47:34 +02:00
test_mos_verilog.sch removed comment in schematic test_verilog_verilog.sch 2021-12-01 15:58:26 +01:00
test_mos_verilog.sym added test_mos_verilog.sym example in top schematic page 2021-11-21 00:53:37 +01:00
test_ngspice.sch populating xschem git repo 2020-08-08 15:47:34 +02:00
test_ngspice.sym populating xschem git repo 2020-08-08 15:47:34 +02:00
testbench.sch revert testbench.sch changes 2022-06-14 10:27:30 +02:00
testbench.sym populating xschem git repo 2020-08-08 15:47:34 +02:00