|
adc.v
|
add ngspice_verilog_cosim examples
|
2025-04-11 18:37:55 +02:00 |
|
ainv.sch
|
add ngspice_verilog_cosim examples
|
2025-04-11 18:37:55 +02:00 |
|
ainv.sym
|
add ngspice_verilog_cosim examples
|
2025-04-11 18:37:55 +02:00 |
|
ccap.sch
|
add ngspice_verilog_cosim examples
|
2025-04-11 18:37:55 +02:00 |
|
sar_adc.sym
|
add ngspice_verilog_cosim examples
|
2025-04-11 18:37:55 +02:00 |
|
sar_adc_vlog.sym
|
add ngspice_verilog_cosim examples
|
2025-04-11 18:37:55 +02:00 |
|
tgate.sch
|
add ngspice_verilog_cosim examples
|
2025-04-11 18:37:55 +02:00 |
|
tgate.sym
|
add ngspice_verilog_cosim examples
|
2025-04-11 18:37:55 +02:00 |