A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

Go to file

Stefan Frederik 73b51dff79 update to 2.9.9.8; added release_binary to build binary with self compiled tcl/tk library; remove xschem.1 from Wix package		2021-08-24 07:59:04 +02:00
XSchemWin	update to 2.9.9.8; added release_binary to build binary with self compiled tcl/tk library; remove xschem.1 from Wix package	2021-08-24 07:59:04 +02:00
doc	removed/updated obsolete keybinding descriptions, removed status check on Delete key events	2021-01-13 13:44:57 +01:00
scconfig	poweramp.sch fixes in sim commands	2021-07-13 18:37:01 +02:00
src	fix compiler warnings about unitialized variables (they arent, but ...)	2021-08-19 09:08:43 +02:00
tests	update license info	2021-07-27 16:42:54 +02:00
xschem_library	poweramp.sch fixes in sim commands	2021-07-13 18:37:01 +02:00
.gitignore	changed .gitignore for specific xschem files	2020-08-08 23:25:43 +02:00
AUTHORS	populating xschem git repo	2020-08-08 15:47:34 +02:00
COPYING	populating xschem git repo	2020-08-08 15:47:34 +02:00
Changelog	Changelog additions	2021-02-11 00:25:09 +01:00
INSTALL	populating xschem git repo	2020-08-08 15:47:34 +02:00
LICENSE	update license info	2021-07-27 16:42:54 +02:00
Makefile	populating xschem git repo	2020-08-08 15:47:34 +02:00
Makefile.conf.in	populating xschem git repo	2020-08-08 15:47:34 +02:00
README	update license info	2021-07-27 16:42:54 +02:00
README.md	Update README.md	2020-10-08 00:54:06 +02:00
README_MacOS.md	Update README_MacOS.md	2021-05-03 20:56:10 +00:00
config.h.in	better comments in config.h.in	2020-10-28 00:23:26 +01:00
configure	populating xschem git repo	2020-08-08 15:47:34 +02:00

README.md

xschem

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

Manual and instructions