2020-08-24 10:01:41 +02:00
2020-08-08 15:47:34 +02:00
2020-08-08 15:47:34 +02:00
2020-08-08 15:47:34 +02:00
2020-08-08 15:47:34 +02:00
2020-08-08 15:47:34 +02:00
2020-08-09 09:12:07 +02:00
2020-08-08 15:47:34 +02:00
2020-08-08 15:47:34 +02:00
2020-08-08 15:47:34 +02:00
2020-08-08 16:04:20 +02:00

xschem

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse. Manual and instructions: http://repo.hu/projects/xschem/xschem_man/xschem_man.html

S
Description
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
Readme GPL-2.0
62 MiB
Languages
C 72.7%
Tcl 16.3%
Awk 8.2%
Yacc 0.8%
Scheme 0.5%
Other 1.4%