Stefan Frederik
|
ce4bd4837a
|
changed @schname to @schname_ext and added @schname that expands to the schematic name containing the instance, with no extension (no .sch)
|
2022-08-10 08:38:49 +02:00 |
|
Stefan Frederik
|
6c85ceaad8
|
"hide(=true)" attribute to hide specific text items in symbols
|
2022-01-13 12:46:55 +01:00 |
|
Stefan Frederik
|
9cdfad3abb
|
do a tcl evaluation of the "schematic" attribute of a symbol if the attribute is within a tcleval(...) expression. This way tcl variables/expressions can be used to determine the schematic to descend into when traversing/netlisting. example: schematic=tcleval(poweramp_${::mode}.sch).
|
2021-06-17 00:25:39 +02:00 |
|
Stefan Frederik
|
7ba3001066
|
fix make_sym.awk duplicating name= attribute in generated symbol
|
2020-12-29 14:14:32 +01:00 |
|
Stefan Frederik
|
1184312527
|
various fixes around the highlight speed improvements
|
2020-12-19 05:06:57 +01:00 |
|
Stefan Frederik
|
d4c289aded
|
reverted examples to verify split mode netlist
|
2020-12-04 13:14:20 +01:00 |
|
Stefan Frederik
|
c3aad2fbfc
|
remove dbg messages
|
2020-12-04 13:02:19 +01:00 |
|
Stefan Frederik
|
e5205cfd1e
|
Split mode netlisting in different formats got bitrotten due to a regression. Fixed.
|
2020-12-04 12:45:50 +01:00 |
|
Stefan Schippers
|
72f0031611
|
mos_power_ampli.sym and solar_panel.sch examples updated to display symbolnet names on pins
|
2020-10-02 15:45:30 +02:00 |
|
Stefan Schippers
|
e6fe276eba
|
undo test-changes in example schematics
|
2020-09-02 13:16:54 +02:00 |
|
Stefan Schippers
|
9f82cf47aa
|
verilog_ignore, spice_ignore, vhdl_ignore attributes on schematic pins are propagated to symbol pin attributes (if using make symbol from schematic, otherwise propagate by hand). These pins are not netlisted in the respective netlist format
|
2020-09-02 12:30:52 +02:00 |
|
Stefan SChippers
|
5e8df730a0
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |