Stefan Frederik
|
ae4b74f2d8
|
graph axes in engineering notation (20u, 10p, 3k), fix an issue in graph panning with button1 mouse; ngspice:: get_current, get_voltage, get_diff_voltage, get_node embedded into xschem.tcl, to_eng tcl procedure to convert number to engineering form.
|
2022-09-28 19:14:31 +02:00 |
|
Stefan Frederik
|
6d17797d0b
|
add Highlight->Select overlapped instances command
|
2022-09-27 18:35:42 +02:00 |
|
Stefan Frederik
|
4e3f396da5
|
better pv_ngspice.sym i-v curve
|
2022-09-27 16:45:02 +02:00 |
|
Stefan Frederik
|
4fc9cb629b
|
update solar_panel.sch
|
2022-09-23 02:47:55 +02:00 |
|
Stefan Frederik
|
314acbabda
|
allow tabs and newlines in graph expressions in addition to spaces; updated example schematics
|
2022-09-23 02:18:51 +02:00 |
|
Stefan Frederik
|
48d1b44220
|
allow spice multipliers in numbers (20u, 10k, 20p) in graph expressions
|
2022-09-22 21:12:40 +02:00 |
|
Stefan Frederik
|
3e2bc9f95e
|
added "Annotate operating point" into Simulation menu
|
2022-09-22 19:47:25 +02:00 |
|
Stefan Frederik
|
e61ef2eabf
|
fixed a potential parse error in edit_prop if list_tokens returns a non list due to malformed input. Added @spice_get_diff_voltage to get a voltage difference between 2 nodes.
|
2022-09-22 17:35:14 +02:00 |
|
Stefan Frederik
|
6f907b5430
|
updated test schematics to use new xschem annotate_op instead of ngspice::annotate
|
2022-09-21 18:38:53 +02:00 |
|
Stefan Frederik
|
9c89a08111
|
better backannotation info placement in net labels, fixes in translate() for @spice_get_voltage and @spice_get_current, fixes in ngspice_backannotate routines.
|
2022-09-21 17:24:16 +02:00 |
|
Stefan Frederik
|
931c1520e3
|
make op backannotation in schematic work also if raw file loaded at hierarchy level > 0
|
2022-09-21 13:58:01 +02:00 |
|
Stefan Frederik
|
b542186ebd
|
updated example schematics to new annotate / raw file loading methods
|
2022-09-20 18:25:31 +02:00 |
|
Stefan Frederik
|
c695c435d2
|
move initialization of s=0 outside the loop in backannotate_at_cursor_b_pos(). If only_probes is set do not display graphs and images.
|
2022-09-20 17:59:01 +02:00 |
|
Stefan Frederik
|
af475e00df
|
xschem raw_read accepts an optional type argument after file name (tran, ac, dc, op, ...) to select type of simulation to load from raw file. New command xschem annotate_op will replace ngspice::annotate tcl procedure.
|
2022-09-20 16:49:42 +02:00 |
|
Stefan Frederik
|
8169196b35
|
bypass tcl for voltage and current backannotation in schematic from cursor b positon in graph
|
2022-09-20 03:12:46 +02:00 |
|
Stefan Frederik
|
7abceb3344
|
fix regression in ngspice::get_current, simplified voltage reporting in net label symbols
|
2022-09-20 00:12:27 +02:00 |
|
Stefan Frederik
|
73e8b440c8
|
if sweep variables are defined on X axis (instead of default index 0) use first sweep X-axis var in live cursor backannotation
|
2022-09-19 12:19:39 +02:00 |
|
Stefan Frederik
|
53dc7fe3bf
|
add backannotation info (as hidden text) in lab_pin.sym, lab_wire.sym, transitioning example schematics from old (push) backannotation model to new pull model.
|
2022-09-19 11:22:04 +02:00 |
|
Stefan Frederik
|
3a10b39299
|
fixed current (also hierarchic) reporting in ammeter.sym and vsource.sym)
|
2022-09-19 09:45:35 +02:00 |
|
Stefan Frederik
|
7afbd6a51d
|
various small fixes for cursor b backannotation, updated xschemtest netlist hashes
|
2022-09-18 12:25:09 +02:00 |
|
Stefan Frederik
|
96f80d1d33
|
Alt-a in graph annotates schematic with values at cursor b position. Simulation->Live annotate option to automatically update schematic probes if cursor moved. Some improvements and fixes in ngspice_annotate.tcl. Fix xschem setprobe command. Added missing housekeeping_ctx when a new tab is created. housekeeping_ctx: added more variables to sync.
|
2022-09-18 05:29:16 +02:00 |
|
Stefan Frederik
|
5dc0b14de4
|
fix a crash due to reentrant call of preview schematic drawing caused by an Expose event if an alert box is displayed due to errors in schematic to preview
|
2022-09-17 11:27:42 +02:00 |
Stefan Schippers
|
66bcc876a7
|
look for inutile stimuli files in schematic directory instead of in simulation directory
|
2022-09-13 18:53:17 +02:00 |
|
Stefan Frederik
|
6effda2bfc
|
fix find_closest_dataset() if log scale axes are used
|
2022-09-13 13:39:25 +02:00 |
|
Stefan Frederik
|
d4fe981525
|
ngspice_backannotate.tcl: handle Xyce operating point data, removed hspice_netlist (no more existent)
|
2022-09-13 12:01:58 +02:00 |
|
Stefan Frederik
|
d0b02724cf
|
simpler ngspice_probe.sym
|
2022-09-13 01:33:09 +02:00 |
|
Stefan Frederik
|
b19a2126c3
|
graphs in solar_panel_xyce.sch
|
2022-09-13 01:08:42 +02:00 |
|
Stefan Frederik
|
835b420df1
|
tclpropeval2(): hierarchy separator replacement for Xyce no more necessary
|
2022-09-13 00:53:47 +02:00 |
|
Stefan Frederik
|
75db846e58
|
ask confirmation if pressing "s" for simulate; node lists in graph dialog box are returned as they are with no tcleval() resolution; poweramp.sch now can be simulated unchanged with Xyce
|
2022-09-13 00:31:20 +02:00 |
|
Stefan Frederik
|
923c066947
|
rom8k.sch update
|
2022-09-11 13:56:13 +02:00 |
|
Stefan Frederik
|
cd083c91e8
|
improve xyce netlist processing hooks (save ammeter currents), cmos_example.sch can now be simulated in ngspice and xyce
|
2022-09-11 13:21:24 +02:00 |
|
Stefan Frederik
|
193cf397bd
|
more Xyce integration, transform .save in .print tran, transform x1.x2.node to X1:X2:NODE in Xyce lookups, more checks for malformed raw files
|
2022-09-09 18:57:34 +02:00 |
|
Stefan Frederik
|
907315191d
|
added "devices/simulator_commands*.sym" to conditionally include commands in the netlist depending on selected target simulator
|
2022-09-09 13:06:11 +02:00 |
|
Stefan Frederik
|
5da8f777b2
|
monospaced font in code_shown.sym
|
2022-08-30 15:54:18 +02:00 |
|
Stefan Frederik
|
dffc266e0d
|
improve test_backannotated_subckt.sch example, remove dbg messages
|
2022-08-23 10:44:00 +02:00 |
|
Stefan Frederik
|
d86fed06de
|
update cmos_example.sch
|
2022-08-15 10:53:16 +02:00 |
|
Stefan Frederik
|
ce4bd4837a
|
changed @schname to @schname_ext and added @schname that expands to the schematic name containing the instance, with no extension (no .sch)
|
2022-08-10 08:38:49 +02:00 |
|
Stefan Frederik
|
89afd902ea
|
get_raw_value(): return plain value, no implicit log calculation if log scale on axis. Zoom full scale X and X axis pan: use 1st sweep X variable, do not assume spice sweep variable (idx==0)
|
2022-08-08 09:52:33 +02:00 |
|
Stefan Frederik
|
7a0b5f3589
|
fix ngspice_backannotate.tcl: correctly backannotate ammeter currents; correctly handle multipoint Operating point data in graphs
|
2022-08-04 11:39:41 +02:00 |
|
Stefan Frederik
|
3b0589d2d1
|
store just magnitude and phase of AC vectors instead of dB and phase. Add db20() function to get dB values from magnitude in graph RPN expressions.
|
2022-08-03 17:44:53 +02:00 |
|
Stefan Frederik
|
aa63f0adab
|
add devices/res3.sym for generic semiconductor resistance. User must provide a 3-terminal subcircuit for this
|
2022-07-29 09:40:17 +02:00 |
|
Stefan Frederik
|
56d3d8f5f3
|
recognize \r\n sequences on windows rawfiles in "Binary:" lines, just in case ngspice developers want to add it someday. Quote ROUT ('ROUT') values for output resistors in ngspice_logic gates
|
2022-07-28 00:36:09 +02:00 |
|
Stefan Frederik
|
7401f1d8eb
|
add menu "Symbol -> Search all search-paths for schematic associated to symbol". Default: not enabled. Variable: search_schematic. If enabled xschem does not assume the schematic is in the same directory of the symbol but looks in all libraries defined in XSCHEM_LIBRARY_PATH for a match.
|
2022-06-23 13:42:56 +02:00 |
|
Stefan Frederik
|
5b1489fd58
|
doc updates (slides for fsic2022)
|
2022-06-19 08:29:04 +02:00 |
|
Stefan Frederik
|
f0e21f15bd
|
revert testbench.sch changes
|
2022-06-14 10:27:30 +02:00 |
|
Stefan Frederik
|
be43fe41b0
|
added bit blasting option (default: disabled) in menu for verilog netlists: group bit slices in instance net assignments. Doc updates (FSiC-2022)
|
2022-06-14 10:20:06 +02:00 |
|
Stefan Frederik
|
28cc187b56
|
when placing components with lock=true set in template attribute allow to move it to its final position like any other unlocked symbol. Code in place in verilog.awk to do bit unblasting in net-> port associations, but not enalbed it for now as icarus verilog does not handle some bus slices (for example if bus slice direction is different from declared bus direction)
|
2022-06-09 09:32:34 +02:00 |
|
Stefan Frederik
|
4cb0eb0491
|
better check for availability of -justify option in listboxes
|
2022-05-29 00:36:19 +02:00 |
|
Stefan Frederik
|
21a8885b65
|
regression fix: attempt to write into target netlist even if fopen() failed
|
2022-05-05 22:42:25 +02:00 |
|
Stefan Frederik
|
eff273dd08
|
fix in spice.awk: do not clobber user or device format generated .save lines (no ?n tag); add devices/device_param_probe.sym
|
2022-04-30 10:58:15 +02:00 |