luke/sv2v
1
0
Fork 0
mirror of https://github.com/zachjs/sv2v.git synced 2026-09-07 11:51:28 +02:00
Code Issues Packages Projects Releases Wiki Activity
4 Commits 2 Branches 14 Tags
8bd58e961f91eaebf9e0d372e79217e6c128f4d6
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Zachary Snow 8bd58e961f Basic build setup!
2019-02-08 01:09:33 -05:00
Data
Basic build setup!
2019-02-08 01:09:33 -05:00
Language
Basic build setup!
2019-02-08 01:09:33 -05:00
.gitignore
Fix compiliation; trailing whitespace; added .gitignore
2019-02-07 23:58:34 -05:00
LICENSE
Initial commit: fork of https://github.com/tomahawkins/verilog
2019-02-07 23:49:12 -05:00
Makefile
Basic build setup!
2019-02-08 01:09:33 -05:00
Setup.hs
Initial commit: fork of https://github.com/tomahawkins/verilog
2019-02-07 23:49:12 -05:00
sv2v.cabal
Basic build setup!
2019-02-08 01:09:33 -05:00
sv2v.hs
Basic build setup!
2019-02-08 01:09:33 -05:00
S
Description
SystemVerilog to Verilog conversion
conversionsystemverilogverilogyosys
BSD-3-Clause
3.3 MiB
Languages
Haskell 48.1%
SystemVerilog 26.3%
Verilog 16.4%
Yacc 6.4%
Shell 2.4%
Other 0.3%