SystemVerilog to Verilog conversion
Go to file
Zachary Snow 738c2b9efc support for functions with no block decls; fix parse of block reg decls 2019-02-17 03:30:51 -05:00
Data Basic build setup! 2019-02-08 01:09:33 -05:00
Language support for functions with no block decls; fix parse of block reg decls 2019-02-17 03:30:51 -05:00
.gitignore switch to using stack 2019-02-11 23:48:49 -05:00
LICENSE updated LICENSE to reflect fork 2019-02-08 16:51:20 -05:00
Makefile switch to using stack 2019-02-11 23:48:49 -05:00
Setup.hs Initial commit: fork of https://github.com/tomahawkins/verilog 2019-02-07 23:49:12 -05:00
stack.yaml switch to using stack 2019-02-11 23:48:49 -05:00
sv2v.cabal switch to using stack 2019-02-11 23:48:49 -05:00
sv2v.hs support for reduction ops, non-named/non-identifier module instantiation arguments, always @* 2019-02-10 17:47:11 -05:00