luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
SystemVerilog to Verilog conversion
32 Commits 1 Branch 14 Tags 3.4 MiB
Haskell 48.1%
SystemVerilog 26.2%
Verilog 16.4%
Yacc 6.4%
Shell 2.5%
Other 0.3%
Go to file
Zachary Snow 5fae85e6cd very preliminary support for typedefs 2019-02-18 03:59:17 -05:00
Convert very preliminary support for typedefs 2019-02-18 03:59:17 -05:00
Language very preliminary support for typedefs 2019-02-18 03:59:17 -05:00
.gitignore switch to using stack 2019-02-11 23:48:49 -05:00
Convert.hs very preliminary support for typedefs 2019-02-18 03:59:17 -05:00
LICENSE updated LICENSE to reflect fork 2019-02-08 16:51:20 -05:00
Makefile switch to using stack 2019-02-11 23:48:49 -05:00
Setup.hs Initial commit: fork of https://github.com/tomahawkins/verilog 2019-02-07 23:49:12 -05:00
stack.yaml switch to using stack 2019-02-11 23:48:49 -05:00
sv2v.cabal very preliminary support for typedefs 2019-02-18 03:59:17 -05:00
sv2v.hs added logic to module items; toying with initial Conversion 2019-02-17 23:39:01 -05:00