2019-02-08 06:19:39 +01:00
|
|
|
name: sv2v
|
|
|
|
|
version: 0.0.1
|
|
|
|
|
|
|
|
|
|
category: Language, Hardware, Embedded
|
|
|
|
|
|
|
|
|
|
synopsis: SystemVerilog to Verilog conversion
|
|
|
|
|
|
|
|
|
|
description:
|
|
|
|
|
A tool for coverting SystemVerilog to Verilog. Also exposes a limited
|
|
|
|
|
SystemVerilog parser and AST. Forked from the Verilog parser found at
|
|
|
|
|
https://github.com/tomahawkins/verilog
|
|
|
|
|
|
|
|
|
|
author: Zachary Snow <zach@zachjs.com>, Tom Hawkins <tomahawkins@gmail.com>
|
|
|
|
|
maintainer: Zachary Snow <zach@zachjs.com>
|
|
|
|
|
|
|
|
|
|
license: BSD3
|
|
|
|
|
license-file: LICENSE
|
|
|
|
|
|
|
|
|
|
homepage: https://github.com/zachjs/sv2v
|
|
|
|
|
|
|
|
|
|
build-type: Simple
|
|
|
|
|
cabal-version: >= 1.10
|
|
|
|
|
|
|
|
|
|
library
|
|
|
|
|
default-language: Haskell2010
|
|
|
|
|
build-tools:
|
|
|
|
|
alex >= 3 && < 4,
|
|
|
|
|
happy >= 1 && < 2
|
|
|
|
|
build-depends:
|
|
|
|
|
base >= 4.8.2.0 && < 5.0,
|
|
|
|
|
array >= 0.5.1.0 && < 0.6
|
|
|
|
|
|
|
|
|
|
exposed-modules:
|
|
|
|
|
Language.SystemVerilog
|
|
|
|
|
Language.SystemVerilog.AST
|
|
|
|
|
Language.SystemVerilog.Parser
|
|
|
|
|
Language.SystemVerilog.Parser.Lex
|
|
|
|
|
Language.SystemVerilog.Parser.Parse
|
|
|
|
|
Language.SystemVerilog.Parser.Preprocess
|
|
|
|
|
Language.SystemVerilog.Parser.Tokens
|
|
|
|
|
|
|
|
|
|
ghc-options: -W
|
|
|
|
|
|
|
|
|
|
executable sv2v
|
|
|
|
|
default-language: Haskell2010
|
|
|
|
|
main-is: sv2v.hs
|
2019-02-12 05:44:02 +01:00
|
|
|
build-tools:
|
|
|
|
|
alex >= 3 && < 4,
|
|
|
|
|
happy >= 1 && < 2
|
2019-02-08 07:09:10 +01:00
|
|
|
build-depends:
|
|
|
|
|
array,
|
2019-02-18 05:39:01 +01:00
|
|
|
base,
|
|
|
|
|
containers
|
2019-02-08 07:09:10 +01:00
|
|
|
other-modules:
|
2019-02-08 22:51:32 +01:00
|
|
|
Language.SystemVerilog
|
|
|
|
|
Language.SystemVerilog.AST
|
2019-02-08 07:09:10 +01:00
|
|
|
Language.SystemVerilog.Parser
|
2019-02-08 22:51:32 +01:00
|
|
|
Language.SystemVerilog.Parser.Lex
|
|
|
|
|
Language.SystemVerilog.Parser.Parse
|
|
|
|
|
Language.SystemVerilog.Parser.Preprocess
|
|
|
|
|
Language.SystemVerilog.Parser.Tokens
|
2019-02-18 05:39:01 +01:00
|
|
|
Convert
|
2019-02-18 07:38:16 +01:00
|
|
|
Convert.AlwaysKW
|
|
|
|
|
Convert.Logic
|
2019-02-22 02:12:34 +01:00
|
|
|
Convert.PackedArrayFlatten
|
2019-02-20 21:22:26 +01:00
|
|
|
Convert.StarPort
|
2019-02-18 09:59:17 +01:00
|
|
|
Convert.Typedef
|
2019-02-18 07:38:16 +01:00
|
|
|
Convert.Template.ModuleItem
|
2019-02-08 06:19:39 +01:00
|
|
|
ghc-options:
|
|
|
|
|
-O3
|
|
|
|
|
-threaded
|
|
|
|
|
-rtsopts
|
|
|
|
|
-with-rtsopts=-N
|
|
|
|
|
-funbox-strict-fields
|
|
|
|
|
-Wall
|
|
|
|
|
|
|
|
|
|
source-repository head
|
|
|
|
|
type: git
|
|
|
|
|
location: git://github.com/zachjs/sv2v.git
|