prjxray/minitests/litex/src.yosys/synth.ys

4 lines
71 B
Plaintext

read_verilog top.v
read_verilog VexRiscv.v
synth_xilinx -edif top.edif