2020-05-06 06:05:23 +02:00
|
|
|
# Copyright (C) 2017-2020 The Project X-Ray Authors
|
|
|
|
|
#
|
|
|
|
|
# Use of this source code is governed by a ISC-style
|
|
|
|
|
# license that can be found in the LICENSE file or at
|
|
|
|
|
# https://opensource.org/licenses/ISC
|
|
|
|
|
#
|
|
|
|
|
# SPDX-License-Identifier: ISC
|
2018-11-29 04:37:55 +01:00
|
|
|
# Create a simple design with a few IOs
|
|
|
|
|
|
|
|
|
|
create_project -force -part $::env(XRAY_PART) design design
|
|
|
|
|
read_verilog $::env(TOP_V)
|
|
|
|
|
synth_design -top top -flatten_hierarchy none
|
|
|
|
|
|
|
|
|
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_00) IOSTANDARD LVCMOS33" [get_ports clk]
|
|
|
|
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_01) IOSTANDARD LVCMOS33" [get_ports stb]
|
|
|
|
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_02) IOSTANDARD LVCMOS33" [get_ports di]
|
|
|
|
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_03) IOSTANDARD LVCMOS33" [get_ports do]
|
|
|
|
|
|
|
|
|
|
set_property CFGBVS VCCO [current_design]
|
|
|
|
|
set_property CONFIG_VOLTAGE 3.3 [current_design]
|
|
|
|
|
set_property BITSTREAM.GENERAL.PERFRAMECRC YES [current_design]
|
|
|
|
|
|
|
|
|
|
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_IBUF]
|
|
|
|
|
|
|
|
|
|
place_design
|
|
|
|
|
route_design
|
2018-12-03 21:00:06 +01:00
|
|
|
write_checkpoint -force design.dcp
|
2018-11-29 04:37:55 +01:00
|
|
|
|
2018-11-29 05:34:02 +01:00
|
|
|
# set port [create_port -direction OUT myport]
|
|
|
|
|
# set_property -dict "PACKAGE_PIN D19 IOSTANDARD LVCMOS33" $port
|
|
|
|
|
# set_property PULLTYPE PULLUP $port
|
|
|
|
|
# set_property PULLTYPE PULLDOWN $port
|
