A configurable and approachable tool for FPGA debugging and rapid prototyping.
Go to file
Fischer Moseley a2d14116de add trigger_mode register to logic analyzer core 2023-04-18 23:14:41 -04:00
.github/workflows unconfused myself, add manta as dependency to more parts of CI 2023-04-17 18:14:31 -04:00
doc docs hotfix during beta testing 2023-04-18 17:28:01 -04:00
examples refactor logic analyzer a little, add ps2_decoder example, and implement trigger_loc 2023-04-18 01:06:39 -04:00
src/manta add trigger_mode register to logic analyzer core 2023-04-18 23:14:41 -04:00
test refactor logic analyzer a little, add ps2_decoder example, and implement trigger_loc 2023-04-18 01:06:39 -04:00
.gitignore move building examples into makefile, add working logic analyzer test 2023-04-03 23:47:36 -04:00
LICENSE.txt add badges to readme 2023-02-04 13:17:22 -05:00
Makefile forgot a semicolon in the makefile 2023-04-17 18:14:31 -04:00
README.md update readme before making publivc 2023-04-11 12:12:42 -04:00
mkdocs.yml add docs and add trigger config for logic analyzer 2023-04-17 18:14:31 -04:00
pyproject.toml update version to make pypi staging happy 2023-02-14 21:03:05 -05:00

README.md

Manta: An In-Situ Debugging Tool for Programmable Hardware

functional_sim build_examples build_docs License: GPL v3 Code style: black

Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.

For more information check out the docs: https://fischermoseley.github.io/manta