luke
/
manta
mirror of https://github.com/fischermoseley/manta.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
manta/examples/verilog/nexys4_ddr/uart_logic_analyzer
History
Fischer Moseley 66a1a2d6eb logic_analyzer: only set triggers if extra info provided in config 2024-09-14 10:24:10 -07:00
..
.gitignore rename Nexys A7 to Nexys 4 DDR 2024-05-12 10:35:18 -07:00
build.sh tests: include building examples in test suite 2024-09-14 10:22:32 -07:00
build.tcl rename Nexys A7 to Nexys 4 DDR 2024-05-12 10:35:18 -07:00
manta.yaml logic_analyzer: only set triggers if extra info provided in config 2024-09-14 10:24:10 -07:00
top_level.sv rename Nexys A7 to Nexys 4 DDR 2024-05-12 10:35:18 -07:00
top_level.xdc rename Nexys A7 to Nexys 4 DDR 2024-05-12 10:35:18 -07:00