manta/examples/verilog/nexys4_ddr
Fischer Moseley 66a1a2d6eb logic_analyzer: only set triggers if extra info provided in config 2024-09-14 10:24:10 -07:00
..
ether_logic_analyzer_io_core logic_analyzer: only set triggers if extra info provided in config 2024-09-14 10:24:10 -07:00
uart_host_to_fpga_mem tests: include building examples in test suite 2024-09-14 10:22:32 -07:00
uart_io_core meta: sort imports with ruff 2024-09-14 10:23:05 -07:00
uart_logic_analyzer logic_analyzer: only set triggers if extra info provided in config 2024-09-14 10:24:10 -07:00