add some functional sim to github actions
This commit is contained in:
parent
514179fc0a
commit
5c4d82698a
|
|
@ -0,0 +1,10 @@
|
|||
name: functional_simulations
|
||||
on: [push]
|
||||
jobs:
|
||||
uart:
|
||||
runs-on: ubuntu-latest
|
||||
uses: actions/checkout@v3
|
||||
uses: install-iverilog-apt
|
||||
steps:
|
||||
- run: iverilog -g2012 -o sim.out test/uart_tb.sv src/uart_tx.sv src/uart_rx.sv
|
||||
- run: vvp sim.out
|
||||
|
|
@ -1,7 +1,8 @@
|
|||

|
||||
|
||||

|
||||

|
||||

|
||||

|
||||

|
||||
|
||||
Manta is a tool for debugging FPGA designs over UART. It has two modes for doing this, downlink and uplink. The downlink mode feels similar to a logic analyzer, in that Manta provides a waveform view of a configurable set of signals, which get captured when some trigger condition is met. The uplink mode allows a host machine to remotely set values of registers on the FPGA via a python interface. This permits rapid prototyping of logic in Python, and a means of incrementally migrating it to HDL. A more detailed description of each mode is below.
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue