Matthias Koefferlein
7f26c580e0
Add-on: netlist browser and net navigation with different context cells in layout view enhanced.
2021-07-20 01:35:10 +02:00
Matthias Koefferlein
585baa4637
Fixed #866 (probe net not working for floating subcircuits in hierarchical net tracer)
2021-07-20 00:23:54 +02:00
Matthias Koefferlein
52f7a04838
Fixed #867 (macro editor freeze after search next)
2021-07-19 22:47:33 +02:00
Matthias Koefferlein
23d0fcae8d
Added new tests
2021-07-19 08:32:55 +02:00
Matthias Koefferlein
722b45b721
Fixed tests
2021-07-19 07:47:41 +02:00
Matthias Koefferlein
bc74f189f8
Introducing asymmetric ambiguity groups for better matching of black box circuits with optional pins.
2021-07-18 23:33:01 +02:00
Matthias Koefferlein
70f4c7e2b5
A small refactoring.
2021-07-18 23:09:51 +02:00
Matthias Koefferlein
2c8d065eb3
Some enhancments + test update
...
1. Be more careful with net names
Net names are used now for sorting the graph nodes, but not for
strict compare. This is useful to derive swappable pins for
blackbox circuits.
2. Be more careful with pins from schematic netlist
Pins from schematic netlist without a corresponding pin on the layer
side are treated as mandatory unless connected to a trivial net.
Pins connecting to non-trivial nets inside the subcircuit are always
considered mandatory.
This way schematic pins enforce corresponding layout pins.
On the other hand, layout pins connecting to trivial nets inside
the subcircuit are considered non-mandatory.
2021-07-18 22:34:02 +02:00
Matthias Koefferlein
51d117e379
Refined black box pin heuristics
...
Pins are required to match if they are passive inside the
subcircuit but connected to a non-trivial net in the calling circuit.
2021-07-18 20:39:19 +02:00
Matthias Koefferlein
05386668b4
Re-introducing pin name mapping for net assignment
2021-07-18 20:20:23 +02:00
Matthias Koefferlein
23bea5dc07
Using real pin IDs for printing nodes in netlist compare debug output
2021-07-18 17:39:32 +02:00
Matthias Koefferlein
d018805c23
Some refactoring.
2021-07-18 16:54:27 +02:00
Matthias Koefferlein
2f3e113db0
Added missing subcircuit mismatch events to netlist compare
2021-07-17 22:06:06 +02:00
Matthias Koefferlein
3f3f4c9173
Fixed some compiler warnings.
2021-07-17 22:03:22 +02:00
Matthias Köfferlein
054bfa3be4
Merge pull request #865 from KLayout/issue-864
...
Fixed #864 (Shapes#copy_shapes does not support undo/redo)
2021-07-17 13:44:15 +02:00
Matthias Köfferlein
19f2769137
Merge pull request #862 from KLayout/matching-of-blackbox-circuits
...
Enhanced matching of blackbox/pin ambiguities
2021-07-17 13:43:59 +02:00
klayoutmatthias
1555daf68c
Adjustments for Windows build with MSVC2019 (VC 16.10.31419.357)
...
1. removed some duplicate symbol linker error
2. removed many compiler warnings (mainly size_t/int compatibility)
3. consistent definition of db::pcell_id_type
4. removed UTF-8 character codes from string constants
5. float constants for float arguments
6. timeout in tlHttp when no openssl lib is found (instead of stalling
app)
2021-07-17 00:20:55 +02:00
Matthias Koefferlein
2fee924103
Updated the solution
2021-07-15 23:39:02 +02:00
Matthias Koefferlein
d14892382c
Fixed #864 (Shapes#copy_shapes does not support undo/redo)
...
While doing so changed the following things too:
- Instance and Shapes methods raise an exception if not
in editable mode and with undo/redo
- Faster and leaner undo/redo on Shapes#clear
2021-07-15 00:44:28 +02:00
Matthias Koefferlein
2b447854f9
Enhanced matching of blackbox/pin ambiguities
...
Previously: matching of blackbox pins was enforced
by using pin names for passive nets in the compare.
Problem: no match was achieved when pins are not
named or not named consistently.
In this case, it's desirable to treat them as
ambiguous.
The new solution is to let the ambiguity resolver handle
that using an extended definition of the net names:
it will take the pin name into account if an unnamed net
is attached to a pin.
In addition, net ambiguities are projected to pin
equivalence now. This also will propagate symmetry
through nested blocks (dbNetlistCompareTests:20_BusLikeConnections).
2021-07-08 23:54:20 +02:00
Matthias Koefferlein
bad3232415
Trying to fix a linker problem.
2021-07-07 08:03:07 +02:00
Matthias Koefferlein
47db99c0dd
Fixed a merge issue.
2021-07-07 07:44:50 +02:00
Matthias Koefferlein
e4f5a41829
Removed a compiler option which is not needed.
2021-07-06 23:57:29 +02:00
Matthias Koefferlein
9b18571d86
Merge branch 'master' into issue-859
2021-07-06 23:45:08 +02:00
Matthias Koefferlein
4e54715d64
Merge branch 'wip-lvs'
2021-07-06 23:40:44 +02:00
Matthias Köfferlein
6f6cab3fda
Merge pull request #852 from KLayout/issue-851
...
Issue 851
2021-07-06 23:38:54 +02:00
Matthias Köfferlein
d10a28e96a
Merge pull request #850 from KLayout/ruby-3-enabling
...
Ruby 3 enabling
2021-07-06 23:38:40 +02:00
Matthias Köfferlein
e78d0d81ae
Merge pull request #849 from KLayout/lvs-blackbox
...
Lvs blackbox
2021-07-06 23:38:21 +02:00
Matthias Koefferlein
1035923d0f
Fixed #859 (technology not assigned on new layout)
2021-07-06 22:20:21 +02:00
Matthias Koefferlein
720057e071
Added a #include which was missing
2021-07-06 21:16:57 +02:00
Matthias Koefferlein
8f65ab099f
Fixed DeviceClass assignment operator
2021-07-06 07:56:27 +02:00
Matthias Koefferlein
4e0d8d92ef
Updated doc, reverted netlist writer to write all parameters - it will only write primary parameters for R, L and C
2021-07-05 22:45:40 +02:00
Matthias Koefferlein
e34fc8967a
Some enhancements
...
* Device#net_for_terminal with terminal name
* Spice writer now dumps all parameters for resistors and caps (also secondary)
* Enabled Spice writer delegate in LVS (spice_format(...))
* Device class factories for built-in device extractors
2021-07-05 22:22:13 +02:00
Matthias Koefferlein
ba35ac9bfe
Doc update, some tests
2021-07-05 21:06:02 +02:00
Matthias Koefferlein
c62592ede1
Added test for device class factory.
2021-07-05 19:55:55 +02:00
Matthias Koefferlein
b2746958d2
Updated tests
2021-07-04 23:31:37 +02:00
Matthias Koefferlein
20b7ee6aca
Fixed some documentation bugs
2021-07-04 20:11:53 +02:00
Matthias Koefferlein
4303e1ab73
Revert change of making spice parameters primary - will create problems in swappable parameters such as AD and AS
2021-07-04 19:58:15 +02:00
Matthias Koefferlein
9f3d26af25
Doc update
2021-07-04 19:23:30 +02:00
Matthias Koefferlein
ae6f77f45f
Serialization of custom device classes
2021-07-04 19:14:37 +02:00
Matthias Koefferlein
3220bdf60d
Added device class templates for CapWithBulk and ResWithBulk
2021-07-04 19:14:11 +02:00
Matthias Koefferlein
45152dad00
Fixed a linker issue
2021-07-04 19:13:42 +02:00
Matthias Koefferlein
ce61145f1c
More control over primary/secondary flag of parameters in device extraction
...
- Spice reader will set primary flag for all (known) parameters
read from a Spice netlist
- "extract_devices" will return the device class object
- primary/secondary flag can be set on device class objects
through "enable_devices"
2021-07-04 17:05:17 +02:00
Matthias Koefferlein
1a0b05e663
Updated test data
2021-07-02 23:38:38 +02:00
Matthias Koefferlein
79c552b300
Fixed #858 (+ line continuation after blanks in Spice reader)
2021-07-02 23:31:54 +02:00
Matthias Koefferlein
fd5efe9f92
Fixed #854
2021-07-02 00:46:22 +02:00
Matthias Koefferlein
6f63fa09bf
Fixed #856
2021-07-02 00:44:17 +02:00
Matthias Koefferlein
2d24e36c89
Updated build scripts
2021-07-01 00:07:04 +02:00
Matthias Koefferlein
2986afc8f9
Fixed #851
2021-06-30 23:00:38 +02:00
Matthias Koefferlein
cd70bea9a0
Basic enabling of Ruby 3
2021-06-29 23:32:36 +02:00
Matthias Koefferlein
3d6119f2a6
Updated tests, sloppy 'same_nets' in non-must-match mode
2021-06-29 08:43:28 +02:00
Matthias Koefferlein
2d2cf11308
Added tests for new features.
2021-06-28 23:08:02 +02:00
Matthias Koefferlein
8d45adcebd
Updated doc.
2021-06-28 22:53:08 +02:00
Matthias Koefferlein
ab70c42c68
Some enhancements for strong matching of nets
...
* same_nets! method for strong matching
* same_nets and same_nets! except glob pattern to circuits and nets
* both observe case sensitivity
* helper functions for case sensitivity Netlist#is_case_sensitive?, Netlist#case_sensitive=
* Netlist#nets_by_name to get nets from pattern
2021-06-28 22:33:46 +02:00
Matthias Koefferlein
72dc94197e
New method: Circuit#nets_by_name
2021-06-28 20:29:40 +02:00
Matthias Koefferlein
dae5d3227a
Enhanced documentation for blank_circuit, consilidated 'blank_circuit' method provided which can be used anywhere
2021-06-28 19:51:57 +02:00
Matthias Koefferlein
e0ccb4f980
Fixed a typo
2021-06-28 18:57:09 +02:00
Matthias Koefferlein
24afd571f0
LVS: can be used anywhere now: tolerance and join_symmetric_nets
2021-06-28 18:56:07 +02:00
Matthias Koefferlein
c24c0933bf
Bugfix: blackbox mode/abstract pins
...
Abstract pins are created when pins are not attached to any or only to passive nets
(passive nets are those without device terminals or subcircuit pins).
1. Such pins were treated swappable. Now named pins will not be treated
swappable but are mapped by name. This enables blackbox models where
the pins are labelled and must correspond to schematic pins.
2. A bug was present which lead to incorrect handling of abstract
nets in net compare.
2021-06-27 22:56:28 +02:00
Matthias Koefferlein
d65148ed0b
Fixed #846
2021-06-27 17:29:41 +02:00
Matthias Koefferlein
881e0010d5
Implemented with(out)_angle, with(out)_area on edge pairs (DRC, GSI). Deprecated 'with(out)_angle' on polygon layers (DRC) as this is now redundant with 'corners'
2021-06-27 14:18:04 +02:00
Matthias Koefferlein
5251520876
Added more filters for edge pairs: with_area, with_internal_angle. Added tests
2021-06-21 23:44:48 +02:00
Matthias Koefferlein
6e7c9192d4
Implemented #818
2021-06-20 21:45:51 +02:00
Matthias Koefferlein
2bbf6b6998
Merge branch 'clipped-25d-view'
2021-06-20 21:02:40 +02:00
Matthias Koefferlein
4840c119a1
related to issue 841: allowing dash characters for package names too
2021-06-19 23:48:15 +02:00
Matthias Koefferlein
5fb2f024dc
Fixed some typos
2021-06-19 23:12:59 +02:00
Matthias Köfferlein
6f0e525e55
Merge pull request #837 from KLayout/issue-835
...
Fixed #835
2021-06-18 18:42:11 +02:00
Matthias Koefferlein
6050eb85de
Fixed #839
2021-06-14 22:50:54 +02:00
Matthias Koefferlein
5bc4ea0cb9
Confine 2.5d view to viewport box
2021-06-13 23:05:16 +02:00
Matthias Koefferlein
71e290b50e
Added test for the last commit
2021-06-13 23:02:53 +02:00
Matthias Koefferlein
d1f38a36b1
Not directly related (initially so): EdgeProcessor can restart now.
2021-06-13 23:02:09 +02:00
Matthias Koefferlein
3b22bc0a42
Fixed the fix: considering the case of non-layout hosted Shapes container too
2021-06-12 23:34:32 +02:00
Matthias Koefferlein
115593575d
Merge branch 'master' of github.com:KLayout/klayout into issue-835
2021-06-12 09:47:31 +02:00
Matthias Koefferlein
6f583b1b21
Fixed #835
2021-06-12 09:45:02 +02:00
Matthias Köfferlein
8bd58be534
Merge pull request #830 from KLayout/issue-824
...
Issue 824
2021-06-12 08:58:00 +02:00
Matthias Köfferlein
e4c698b3a0
Merge pull request #833 from KLayout/ide-fixes
...
Ide fixes
2021-06-12 08:57:47 +02:00
Matthias Köfferlein
620c69541f
Merge pull request #834 from KLayout/spelling
...
Fixed embarrassing typo: Minkowsky -> Minkowski (Hermann Minkowski, 2…
2021-06-12 08:57:32 +02:00
Eugene Zelenko
d5c9067d8f
Fix misspellings in various modules.
2021-06-11 20:11:37 -07:00
Matthias Koefferlein
e85636df59
Updated test golden data
2021-06-10 23:46:13 +02:00
Matthias Koefferlein
43c941004a
Fixed embarrassing typo: Minkowsky -> Minkowski (Hermann Minkowski, 22 June 1864 – 12 January 1909)
2021-06-10 23:33:49 +02:00
Matthias Koefferlein
437ba28fc8
Clarify DEF pin vs. LEF pin in LEF/DEF options dialog
2021-06-10 23:25:45 +02:00
Matthias Koefferlein
32addc6281
Macro IDE: completer input is more consistent now
2021-06-09 23:03:32 +02:00
Matthias Koefferlein
c661db8279
Macro IDE: completer catches more words
2021-06-09 22:44:07 +02:00
Matthias Koefferlein
a4039a1bf8
Macro IDE: Ctrl+F does not enter whole selection into find edit box - just if that's a part of a line and not empty
2021-06-09 21:58:16 +02:00
Matthias Koefferlein
2337149eb5
Macro IDE: replace-and-find only replaces if current selection is matching search expression
2021-06-09 21:53:41 +02:00
Matthias Koefferlein
4cb477a91d
Macro IDE: replace only in selected text if multi-line selection is present
2021-06-09 21:43:51 +02:00
Matthias Koefferlein
4c3729631a
Rework: need to properly parse NAME records in map files, adjusted test data
2021-06-08 22:49:22 +02:00
Matthias Koefferlein
b02a4a3bfa
Propsed solution for #824 : introduce a new internal purpose: LEFLabel which maps label for LEF pins
2021-06-08 22:16:35 +02:00
Eugene Zelenko
ed27447ce0
Fix misspellings in db.
2021-06-07 18:21:02 -07:00
Matthias Koefferlein
8b528a8a7a
Refactored the compound op node cache for multithreading support
2021-06-07 22:46:15 +02:00
Matthias Köfferlein
f956dd478b
Merge pull request #821 from KLayout/test-stability
...
Test stability
2021-06-06 18:12:37 +02:00
Eugene Zelenko
8b0f60742e
Fix misspellings in lay and tl.
2021-06-04 10:49:05 -07:00
Matthias Koefferlein
02ec262df0
Normalized resistor contact polygons for better test reproducibility.
2021-06-03 23:43:00 +02:00
Eugene Zelenko
2f7c7d3e00
Fix misspellings in laybasic.
2021-06-03 09:42:55 -07:00
Matthias Koefferlein
7aaddcf205
Normalize S/D choice on MOS transistor extraction for better test reproducability
2021-06-03 17:32:38 +02:00
Matthias Koefferlein
a762797d58
Typos fixed.
2021-06-01 21:32:24 +02:00
Matthias Koefferlein
5f6b3710b5
Doc fixed.
2021-06-01 20:59:25 +02:00
Matthias Koefferlein
a0d857d9dc
Updated doc.
2021-05-31 18:44:43 +02:00
Matthias Koefferlein
ef01bbf81b
Restored merge behavior for DRC 'or' also in deep mode
2021-05-31 18:24:00 +02:00
Matthias Köfferlein
63f4d727e9
Merge pull request #813 from KLayout/wip
...
Wip
2021-05-29 23:59:44 +02:00