Logo
Explore Help
Sign In
luke/iverilog
Watch 1
Star 0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-28 16:53:45 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
b7c2bd4f7246ca03ae6e63f4c046bf9c58eed62f
iverilog/tgt-fpga
T
History
steve 54bb59ae99 Support compile on MacosX 10.1.1 (Timothy J. Wood)
2001-11-17 17:57:58 +00:00
..
.cvsignore
Add the fpga target.
2001-08-28 04:14:20 +00:00
configure.in
Support compile on MacosX 10.1.1 (Timothy J. Wood)
2001-11-17 17:57:58 +00:00
d-generic-edif.c
Suppor the PAD attribute on signals.
2001-09-16 01:48:16 +00:00
d-generic.c
Suppor the PAD attribute on signals.
2001-09-16 01:48:16 +00:00
d-virtex.c
Generate BUF devices for bufz logic.
2001-10-11 00:12:28 +00:00
device.h
Suppor the PAD attribute on signals.
2001-09-16 01:48:16 +00:00
fpga_priv.h
Separate the virtex and generic-edif code generators.
2001-09-06 04:28:39 +00:00
fpga.c
Suppor the PAD attribute on signals.
2001-09-16 01:48:16 +00:00
fpga.txt
Support the cellref attribute.
2001-09-16 22:26:47 +00:00
gates.c
Virtex support for mux devices and adders
2001-09-09 22:23:28 +00:00
Makefile.in
Support compile on MacosX 10.1.1 (Timothy J. Wood)
2001-11-17 17:57:58 +00:00
mangle.c
Make configure detect malloc.h
2001-09-15 18:27:04 +00:00
tables.c
Separate the virtex and generic-edif code generators.
2001-09-06 04:28:39 +00:00
Powered by Gitea Version: 1.27.2 Page: 1136ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API