luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
3,851 Commits 23 Branches 234 Tags 41 MiB
Commit Graph

262 Commits

Author SHA1 Message Date
steve 10b345bd16 Fully elaborate Sequential UDP behavior. 1998-12-14 02:01:34 +00:00
steve 9a73433759 Generate OBUF or IBUF attributes (and the gates 
to garry them) where a wire is a pad. This involved
 figuring out enough of the netlist to know when such
 was needed, and to generate new gates and signales
 to handle what's missing.
 1998-12-07 04:53:16 +00:00
steve ada45acb0c Add the nobufz function to eliminate bufz objects, 
Object links are marked with direction,
 constant propagation is more careful will wide links,
 Signal folding is aware of attributes, and
 the XNF target can dump UDP objects based on LCA
 attributes.
 1998-12-02 04:37:13 +00:00
steve e097c999d5 Elaborate UDP devices, 
Support UDP type attributes, and
 pass those attributes to nodes that
 are instantiated by elaboration,
 Put modules into a map instead of
 a simple list.
 1998-12-01 00:42:13 +00:00
steve af8d6fbf01 NetAssign handles lvalues as pin links 
instead of a signal pointer,
 Wire attributes added,
 Ability to parse UDP descriptions added,
 XNF generates EXT records for signals with
 the PAD attribute.
 1998-11-23 00:20:22 +00:00
steve ac71df5257 Add -f flags for generic flag key/values. 1998-11-18 04:25:22 +00:00
steve 4661006e4b Add the sigfold function that unlinks excess 
signal nodes, and add the XNF target.
 1998-11-16 05:03:52 +00:00
steve 3d6d334f80 Introduce netlist optimizations with the 
cprop function to do constant propogation.
 1998-11-13 06:23:17 +00:00
steve ebad845fc3 Add procedural while loops, 
Parse procedural for loops,
 Add procedural wait statements,
 Add constant nodes,
 Add XNOR logic gate,
 Make vvm output look a bit prettier.
 1998-11-09 18:55:33 +00:00
steve 47a444fb92 Calculate expression widths at elaboration time. 1998-11-07 19:17:10 +00:00
steve b118634189 Handle procedural conditional, and some 
of the conditional expressions.

 Elaborate signals and identifiers differently,
 allowing the netlist to hold signal information.
 1998-11-07 17:05:05 +00:00
steve 3fb7a053be Introduce verilog to CVS. 1998-11-03 23:28:49 +00:00