Nick Gasson
|
46991aa65c
|
Generate process bodies in the right place
|
2008-06-12 10:47:52 +01:00 |
|
Nick Gasson
|
a7cfdc3a87
|
Add VHDL if statement to AST types
|
2008-06-11 14:11:37 +01:00 |
|
Nick Gasson
|
b010b8e3ca
|
Use `assert false' as initial translation of $finish
|
2008-06-11 13:37:21 +01:00 |
|
Nick Gasson
|
5a7cfd8c02
|
Clean up vhdl_comp_inst
|
2008-06-10 14:00:15 +01:00 |
|
Nick Gasson
|
babe694366
|
Generate port mappings
|
2008-06-10 13:58:41 +01:00 |
|
Nick Gasson
|
f6753a9013
|
Add ports to component declarations
|
2008-06-10 11:24:16 +01:00 |
|
Nick Gasson
|
1fb01d4d98
|
Emit port declarations
|
2008-06-09 16:37:05 +01:00 |
|
Nick Gasson
|
3106fe0ed6
|
Generate port declarations for entities.
But doesn't emit them yet!
|
2008-06-09 16:27:04 +01:00 |
|
Nick Gasson
|
e29954e03f
|
Generate concurrent assignments from logic gates
|
2008-06-09 15:05:32 +01:00 |
|
Nick Gasson
|
3b5d56e087
|
Allow n-ary expressions
|
2008-06-09 14:53:50 +01:00 |
|
Nick Gasson
|
aa91186119
|
Add AST elements for unary/binary expressions to model logic gates
|
2008-06-09 14:39:58 +01:00 |
|
Nick Gasson
|
d08f5af9c6
|
Add concurrent assignments
|
2008-06-09 14:21:55 +01:00 |
|
Nick Gasson
|
b96e471fa2
|
Stub code for handling logic gates
|
2008-06-09 14:08:27 +01:00 |
|
Nick Gasson
|
7120ab7b13
|
Expression type might be null in some cases
|
2008-06-09 12:54:21 +01:00 |
|
Nick Gasson
|
120b5dc80e
|
Add constant integers
|
2008-06-09 12:46:55 +01:00 |
|
Nick Gasson
|
d762253f74
|
Wait statements
|
2008-06-09 12:40:59 +01:00 |
|
Nick Gasson
|
1d28b935e8
|
Split vhdl_element.cc into multiple files
|
2008-06-08 13:27:48 +01:00 |