luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
4,842 Commits 23 Branches 234 Tags 41 MiB
Commit Graph

23 Commits

Author SHA1 Message Date
Cary R 1e60754ff0 Partial non-blocking event control implementation 
This patch pushes the non-blocking event control information to
the code generator. It adds the %evctl statements that are used
to put the event control information into the special thread
event control registers. The signed version (%evctl/s) required
the implementation of %ix/getv/s to load a signed value into
an index register. It then adds %assign/wr/e event control based
non-blocking assignment for real values. It also fixes the other
non-blocking real assignments to use Transport instead of inertial
delays.
 2008-09-12 20:00:28 -07:00
steve 91d84e7dc7 Major rework of array handling. Memories are replaced with the 
more general concept of arrays. The NetMemory and NetEMemory
 classes are removed from the ivl core program, and the IVL_LPM_RAM
 lpm type is removed from the ivl_target API.
 2007-01-16 05:44:14 +00:00
steve d434dd7296 Allow part selects of memory words in l-values. 2006-02-02 02:43:57 +00:00
steve b9799cf6ec Remove NetVariable and ivl_variable_t structures. 2005-07-11 16:56:50 +00:00
steve 65e9b6be12 Rework of internals to carry vectors through nexus instead 
of single bits. Make the ivl, tgt-vvp and vvp initial changes
 down this path.
 2004-12-11 02:31:25 +00:00
steve d76ad25778 Do not change reg to wire in NetAssign_ unless synthesizing. 2004-08-28 15:08:31 +00:00
steve 27af95d402 Use perm_strings for named langiage items. 2004-02-18 17:11:54 +00:00
steve 46253ed873 Rework expression parsing and elaboration to 
accommodate real/realtime values and expressions.
 2003-01-26 21:15:58 +00:00
steve 52bf4e613f conditional ident string using autoconfig. 2002-08-12 01:34:58 +00:00
steve 89314d4772 Do not use hierarchical names of memories to 
generate vvp labels. -tdll target does not
 used hierarchical name string to look up the
 memory objects in the design.
 2002-08-04 18:28:14 +00:00
steve 93bb4283b8 Change the signal to a net when assignments go away. 2002-07-02 03:02:57 +00:00
steve 9cef973d9b Add NetRamDq synthsesis from memory l-values. 2002-06-08 23:42:46 +00:00
steve 91a755d0e8 Add support for memory words in l-value of 
blocking assignments, and remove the special
 NetAssignMem class.
 2002-06-04 05:38:43 +00:00
steve bfad382fd1 Carry Verilog 2001 attributes with processes, 
all the way through to the ivl_target API.

 Divide signal reference counts between rval
 and lval references.
 2002-05-26 01:39:02 +00:00
steve 5882c6a481 Redo handling of assignment internal delays. 
Leave it possible for them to be calculated
 at run time.
 2002-04-21 22:31:02 +00:00
steve e35ed6e91c Change the NetAssign_ class to refer to the signal 
instead of link into the netlist. This is faster
 and uses less space. Make the NetAssignNB carry
 the delays instead of the NetAssign_ lval objects.

 Change the vvp code generator to support multiple
 l-values, i.e. concatenations of part selects.
 2001-08-25 23:50:02 +00:00
steve b825f8d2b2 Create a config.h.in file to hold all the config 
junk, and support gcc 3.0. (Stephan Boettcher)
 2001-07-25 03:10:48 +00:00
steve e10679633d Add ivl_lval_t and support for assignment l-values. 2000-10-18 20:04:39 +00:00
steve 9067c91656 Correctly measure comples l-values of assignments. 2000-09-20 02:53:14 +00:00
steve 8a69c54886 elaborate complex l-values 2000-09-10 02:18:16 +00:00
steve 49570b8cd9 encapsulate access to the l-value expected width. 2000-09-07 00:06:53 +00:00
steve 115d24a292 Pull NetAssign_ creation out of constructors. 2000-09-02 23:40:12 +00:00
steve ac81f6a201 Rearrange NetAssign to make NetAssign_ separate. 2000-09-02 20:54:20 +00:00