luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
5,600 Commits 23 Branches 234 Tags 41 MiB
Commit Graph

52 Commits

Author SHA1 Message Date
steve d5e9e13555 synth_asych of if/else requires redirecting the target 
if sub-statements. Use NetNet objects to manage the
 situation.
 2002-07-01 00:54:21 +00:00
steve 9b6b081e38 Add structure for asynchronous logic synthesis. 2002-06-30 02:21:31 +00:00