alanminko
ea6be8a51c
Merge pull request #486 from wjrforcyber/fix_windows_build
...
Refactor(Workflow): Windows build refactor
2026-02-24 06:45:00 -08:00
Jingren Wang
2b0e38c067
Merge branch 'berkeley-abc:master' into fix_windows_build
2026-02-24 08:44:41 +08:00
JingrenWang
ce559b169e
Refactor(Workflow): Windows build refactor
...
Signed-off-by: JingrenWang <wjrforcyber@163.com>
2026-02-24 08:37:49 +08:00
alanminko
e90839fcf1
Merge pull request #484 from wjrforcyber/fix_windows_build
...
Fix(Windows): Update to windows-2025
2026-02-23 15:51:54 -08:00
JingrenWang
ec8b45add3
Fix(Windows): Update to windows-2025
...
Signed-off-by: JingrenWang <wjrforcyber@163.com>
2026-02-23 15:42:58 +08:00
alanminko
0433d6e327
Merge pull request #482 from jon-greene/fix-req-time-infinity
...
Fix required time handling for unconstrained POs, infinity arithmetic, and cosmetic problem in absDup.c
2026-02-21 20:51:08 -08:00
Jonathan Greene
3b5036a1e1
Fix required time handling for unconstrained POs, infinity arithmetic, and absDup cosmetic
...
- Tim_ManInitPoRequiredAll: only overwrite PO required times when ALL are
unconstrained; preserve user-specified constraints
- Gia_ObjPropagateRequired: propagate infinity unchanged through LUTs
- Tim_ManGetCoRequired: guard against infinity minus delay arithmetic
- Gia_ManDelayTraceLut: handle infinite required times in slack computation;
allow negative slack to report timing violations
- Tim_ManCreate: fix required-time loading to address actual POs via
Tim_ManForEachPo instead of p->pCos[] (wrong for designs with boxes)
- Tim_ManGetArrTimes/Tim_ManGetReqTimes: fix loop-exit detection using
boolean flag instead of comparing iterator index against PO/PI count
- Gia_ManPrintFlopClasses: use Gia_ManRegBoxNum instead of Gia_ManRegNum
Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com>
2026-02-21 16:54:27 -08:00
alanminko
2c6089fff5
Merge pull request #481 from jon-greene/fix-req-time-with-boxes
...
Fix two bugs causing problems with &trace and boxes.
2026-02-21 07:54:20 -08:00
Jonathan Greene
771e70381c
Fix two bugs causing problems with &trace and boxes.
2026-02-20 11:51:16 -08:00
alanminko
8a856ce23f
Merge pull request #480 from jon-greene/fix-tim-man-get-co-required
...
Fix backward required-time propagation through boxes
2026-02-19 17:20:22 -08:00
Jonathan Greene
71c24a4812
Fix backward required-time propagation through boxes
2026-02-19 13:24:41 -08:00
Alan Mishchenko
c7ea67b7df
Update command "history".
2026-02-18 12:19:32 -08:00
Alan Mishchenko
6c8b2cfa3b
Compiler problem.
2026-02-18 12:19:04 -08:00
Alan Mishchenko
3dd086febe
New command ÷, etc.
2026-02-18 10:02:42 -08:00
Alan Mishchenko
62d05a8832
Enable ccache in Makefile.
2026-02-18 10:01:16 -08:00
Alan Mishchenko
3cdb1c4c3b
Dumping LUT-mapped networks in Vivado-readable Verilog.
2026-02-15 19:26:35 -08:00
Alan Mishchenko
8475386dfa
Making %ufar preserve AIG name.
2026-02-13 09:52:37 -08:00
Alan Mishchenko
2726f0e470
Fixing compiler problem.
2026-02-13 07:12:50 -08:00
Alan Mishchenko
3285adaf32
Updating &sprove to run %ufar.
2026-02-13 07:04:50 -08:00
Alan Mishchenko
90be4816ce
Updating delay trace for LUT mapping.
2026-02-08 22:50:12 -08:00
Alan Mishchenko
6339de7296
Fix box flop issue.
2026-02-05 23:16:02 -08:00
Alan Mishchenko
b60994e143
Bug fix.
2026-02-03 21:32:52 -08:00
Alan Mishchenko
8573cb98f6
Bug fix in %blast.
2026-02-03 11:52:21 -08:00
Alan Mishchenko
ccafa23e40
Extending &funtrace.
2026-02-03 11:17:26 -08:00
Alan Mishchenko
b50fd7a10a
Adding support for not merging some flops after &scorr.
2026-02-02 17:12:15 -08:00
Alan Mishchenko
367b407fba
Extending "lutexact" to get function from the current network.
2026-02-01 19:47:14 -08:00
Alan Mishchenko
5899aa5df1
Allow for backward compatibility (when nly PI/PO timing is given).
2026-02-01 19:24:35 -08:00
alanminko
70a12750c1
Merge pull request #475 from wjrforcyber/master
...
Fix(&put): Missing spec in cec
2026-02-01 07:55:20 -08:00
alanminko
5fd7c57407
Merge pull request #477 from YosysHQ/wasi_upstream
...
MINGW and WASI compile fixes (from YosysHQ fork)
2026-02-01 07:55:05 -08:00
Alan Mishchenko
b6105230bf
Transforming init1 states.
2026-01-30 17:29:15 +07:00
Miodrag Milanovic
f2ae808236
MINGW proper pthread handling
2026-01-29 09:28:21 +01:00
Alan Mishchenko
ade1882ffc
Commenting out an assertion.
2026-01-29 11:33:37 +07:00
Alan Mishchenko
29656286cf
New command &init1.
2026-01-28 18:39:21 +07:00
Miodrag Milanovic
6fcdfdbc5e
WASI compile fixes
2026-01-28 09:52:01 +01:00
Alan Mishchenko
71e163571a
Rename ID mapping switch in &verify.
2026-01-27 22:03:41 +07:00
Alan Mishchenko
dd21791031
Extending &verify to handle combinational designs.
2026-01-27 21:52:26 +07:00
Alan Mishchenko
d1157cae39
Updating the extension reading the arrival/required times.
2026-01-25 22:27:28 +07:00
JingrenWang
5f3a4fec83
Fix(&put): Missing spec in cec
...
Signed-off-by: JingrenWang <wjrforcyber@163.com>
2026-01-23 07:05:10 +08:00
alanminko
8e93af4589
Merge pull request #473 from wjrforcyber/master
...
Fix(Workflow): Bring windows build back to life
2026-01-20 17:18:33 -08:00
Alan Mishchenko
cdcfb2febf
Changing some default return values to make sure scripts do not abort.
2026-01-21 08:18:01 +07:00
JingrenWang
ad267aca8a
Fix(Workflow): Bring windows build back to life
...
Signed-off-by: JingrenWang <wjrforcyber@163.com>
2026-01-19 08:14:08 +08:00
Alan Mishchenko
57544eb9ca
Add an option to unhash a mapped AIG after &satlut.
2026-01-18 09:30:48 +07:00
Alan Mishchenko
41e73dbd8b
Bug fix in &satlut.
2026-01-17 17:34:52 +07:00
Alan Mishchenko
7f6aba463a
Bug fix in &scorr.
2026-01-16 14:19:21 +07:00
alanminko
c18b9a24de
Merge pull request #470 from MyskYko/btor
...
Btor
2026-01-04 14:22:14 -08:00
alanminko
f833c265ce
Merge pull request #469 from MyskYko/cadical-rel-2.2.0
...
Update cadical VERSION
2026-01-04 14:21:54 -08:00
MyskYko
db9275bfbc
fix compilation errors
2026-01-04 13:37:42 -08:00
MyskYko
7721495458
add btor
2026-01-04 13:37:18 -08:00
Yukio Miyasaka
59bb87e28e
Update cadical VERSION
...
forgot to update version
2026-01-04 12:41:58 -08:00
Alan Mishchenko
ab1e50bcd5
Updating print-out.
2026-01-04 09:35:32 -08:00