luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
3,514 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

1413 Commits

Author SHA1 Message Date
Alan Mishchenko 7b570b6241 Enabling AIGs without structural hashing (&get -c to import logic network). 2016-05-20 18:01:01 -07:00
Alan Mishchenko ce126db5f5 Enabling AIGs without structural hashing. 2016-05-20 16:37:58 -07:00
Alan Mishchenko 3b62ee4575 Enabling AIGs without structural hashing. 2016-05-20 16:23:48 -07:00
Alan Mishchenko 27c44fd644 Switch &miter -y to convert a two-word miter into a dual-output miter. 2016-05-20 14:03:07 -07:00
Alan Mishchenko 555ed0b158 Enabling AIGs without structural hashing. 2016-05-20 13:50:19 -07:00
Alan Mishchenko d7912acfca Bug fix in &demiter. 2016-05-16 17:34:25 -07:00
Alan Mishchenko 7c089a3ac6 Factoring out library preprocessing code in &nf and putting it elsewhere. 2016-05-16 16:50:01 -07:00
Alan Mishchenko 6e8efec57d Experiments with CEC for arithmetic circuits. 2016-05-11 11:07:34 -07:00
Alan Mishchenko c89f987dc7 Invalidate packing after mapping is updated. 2016-05-09 11:25:26 -07:00
Alan Mishchenko 652b279234 Experiments with CEC for arithmetic circuits. 2016-05-08 19:01:46 -07:00
Alan Mishchenko 236d412255 Experiments with CEC for arithmetic circuits. 2016-05-07 19:47:02 -07:00
Alan Mishchenko 21896ba6bc Update to &show to show AIGs with XORs and MUXes (derived by &st -m). 2016-05-04 07:22:13 -07:00
Alan Mishchenko 28cbb280b7 Update to &show to show AIGs with XORs and MUXes (derived by &st -m). 2016-05-04 07:05:43 -07:00
Alan Mishchenko 11f1a249ae Updating GIG parser. 2016-05-01 17:43:50 -07:00
Alan Mishchenko a093091004 Fanout restriction in &edge. 2016-04-30 17:47:23 -07:00
Alan Mishchenko 59f3389c9b Experiments with arithmetic circuits. 2016-04-28 20:54:38 -07:00
Alan Mishchenko 53e8647719 Adding option to rehash AIG after mapping. 2016-04-27 18:33:23 -07:00
Alan Mishchenko e8f961671c Extending &satlut to work for 6-LUTs. 2016-04-27 18:12:41 -07:00
Alan Mishchenko 53ca51f61a Using seed assignment of edges in &edge. 2016-04-27 16:27:48 -07:00
Alan Mishchenko b87554b98a Improved algo for edge computation. 2016-04-24 22:06:03 +03:00
Alan Mishchenko e37ec2aac5 Improved algo for edge computation. 2016-04-24 20:49:05 +03:00
Alan Mishchenko 67bfb4ba09 Improved algo for edge computation. 2016-04-23 15:13:22 +03:00
Alan Mishchenko 1b550cb87b Improved algo for edge computation. 2016-04-22 08:36:05 +03:00
Alan Mishchenko 813b0e5851 Experimental algorithm for edge optimization. 2016-04-13 15:54:14 -07:00
Alan Mishchenko 2d6a6f6654 Added Exorcism package, reading ESOP (read_pla -x file.esop) and deriving AIG (cubes -x; st). 2016-04-11 21:42:00 -07:00
Alan Mishchenko 2d1d315ece Supporting edge information during mapping. 2016-04-11 18:41:18 -07:00
Alan Mishchenko d0a0cf6395 Command &esop to convert AIG into ESOP. 2016-04-09 17:00:46 -07:00
Alan Mishchenko 8b07237bf5 Adding hashing of windows in &satlut. 2016-04-07 20:52:49 -07:00
Alan Mishchenko 26ec3868f6 Adding AIG rehashing after LUT mapping in Gia. 2016-04-07 19:16:51 -07:00
Alan Mishchenko 887f3c21cc Supporting edges in delay-optimization in &satlut. 2016-04-07 17:15:24 -07:00
Alan Mishchenko f05986f7b3 Supporting edges in delay-optimization in &satlut. 2016-04-07 15:54:50 -07:00
Alan Mishchenko 95ab749087 Supporting edges in delay-optimization in &satlut. 2016-04-07 13:20:41 -07:00
Alan Mishchenko b31b6fec77 Supporting edge information during mapping. 2016-04-06 15:43:03 -07:00
Alan Mishchenko ac7a799076 Improvements to delay-optimization in &satlut. 2016-04-04 14:27:14 -07:00
Alan Mishchenko 720082753f Improvements to delay-optimization in &satlut. 2016-04-04 12:51:05 -07:00
Alan Mishchenko 4a954c1b23 Improvements to delay-optimization in &satlut. 2016-04-04 08:43:22 -07:00
Alan Mishchenko e0ad9de7ea Improvements to delay-optimization in &satlut. 2016-04-03 16:44:13 -07:00
Alan Mishchenko d53161a7e1 Enabling native Gia visualization in &show. 2016-04-03 15:42:08 -07:00
Alan Mishchenko 7724dfcca2 Windowing for technology mapping. 2016-03-30 21:51:50 -07:00
Alan Mishchenko 31430043c2 Windowing for technology mapping. 2016-03-29 20:16:30 -07:00
Alan Mishchenko ecb2780a72 Procedure to check inductive invariant for Gia package. 2016-03-21 15:47:29 -07:00
Alan Mishchenko 390a145f0a Adding support for a different bit-blasting of a multiplier and squarer. 2016-02-13 15:15:01 -08:00
Alan Mishchenko 66796c3808 Experiments with SAT-based mapping. 2016-02-08 16:29:36 -08:00
Alan Mishchenko 67f4f1adae Experiments with SAT-based mapping. 2016-02-07 21:13:33 -08:00
Alan Mishchenko f5ee46eb3c New command to dump LUT network. 2016-01-16 17:35:46 -08:00
Alan Mishchenko f30facfec8 Experiments with SAT-based mapping. 2016-01-14 14:03:53 -08:00
Alan Mishchenko 1bbf239843 Experiments with SAT-based mapping. 2016-01-10 21:04:17 -08:00
Alan Mishchenko a4f9776388 Consolidating timing manager Scl_Con_t and propagating changes. 2016-01-07 16:50:01 -08:00
Alan Mishchenko 5453820cd5 Adding switch &miter -x for XORs outputs of two word-level POs. 2016-01-06 16:50:42 -08:00
Alan Mishchenko 3240abdb63 Fixing last-minute bug fix in &nf. 2016-01-05 22:35:44 -08:00