wjrforcyber
17652cfda6
Feat(write_hmetis): Write out hMetis file format
2024-12-25 15:37:36 +08:00
Alan Mishchenko
14d46bfef8
Fixing big-endian problem if &fx and &deepsyn.
2024-12-23 20:26:00 -08:00
Alan Mishchenko
733fec328c
Fixing big-endian problems in mfs2 and &mfs.
2024-12-23 20:04:21 -08:00
Alan Mishchenko
cc894c5905
Deleting unused files.
2024-12-23 17:03:29 -08:00
Alan Mishchenko
b81df1744f
Removing unhelpful assertion.
2024-12-23 10:00:37 -08:00
Alan Mishchenko
e21399f3bc
Compiler warning.
2024-12-23 08:55:59 -08:00
alanminko
943bc0191c
Merge pull request #352 from wjrforcyber/conditional_jump
...
Fix(&if -x): Conditional jump or move depends on uninitialised value(s)
2024-12-23 08:52:54 -08:00
alanminko
01c6102ca7
Merge pull request #350 from wjrforcyber/put_bug_on_choice
...
Fix(&put): &put bug with choices
2024-12-23 08:52:29 -08:00
alanminko
733d2cd390
Merge pull request #348 from wjrforcyber/mem_leak
...
Refactor(MemLeak): MemLeak fix in orchestrate
2024-12-23 08:52:12 -08:00
wjrforcyber
fdd66a8963
Fix(&if -x): Conditional jump or move depends on uninitialised value(s)
...
From Valgrind:
==44570== Conditional jump or move depends on uninitialised value(s)
==44570== at 0x9DEBA1: Dau_DsdRemoveBraces (dauMerge.c:563)
==44570== by 0x9D1F53: Dau_DsdDecompose (dauDsd.c:1926)
==44570== by 0x835523: If_DsdManCompute (ifDsd.c:2073)
==44570== by 0x84177C: If_ObjPerformMappingAnd (ifMap.c:315)
==44570== by 0x843720: If_ManPerformMappingRound (ifMap.c:667)
==44570== by 0x813A01: If_ManPerformMappingComb (ifCore.c:126)
==44570== by 0x813C88: If_ManPerformMapping (ifCore.c:91)
==44570== by 0xE5F147: Gia_ManPerformMappingInt (giaIf.c:2503)
==44570== by 0xE60976: Gia_ManPerformMapping (giaIf.c:2566)
==44570== by 0x543605: Abc_CommandAbc9If (abc.c:41910)
==44570== by 0x654739: CmdCommandDispatch (cmdUtils.c:157)
==44570== by 0x64E0F2: Cmd_CommandExecute (cmdApi.c:210)
2024-12-23 23:24:47 +08:00
Alan Mishchenko
42c2c54969
Fixing a big-endian issue in SOP manipulation and factoring.
2024-12-22 14:15:35 -08:00
Alan Mishchenko
207cfddaa8
Experiments with structural LUT cascade mapping.
2024-12-21 21:24:45 -08:00
Carmine50
ef8c35f95d
[CEC][SimGen][LUT mapping] Adding option to consider an already mapped circuit before executing SimGen
2024-12-21 20:22:02 +01:00
Carmine50
8a1c28bf0f
[CEC][SimGen][LUT mapping] Adding option to consider an already mapped circuit before executing SimGen
2024-12-21 20:15:40 +01:00
Carmine50
f407156de6
[CEC][SimGen][Warnings] Re-adjusted code to remove unused variables and avoid warnings compilation
2024-12-21 16:19:47 +01:00
Carmine50
bd80d2e459
[CEC][SimGen][Warnings] Re-adjusted code to remove unused variables and avoid warnings compilation
2024-12-21 16:04:45 +01:00
Carmine50
a6de82377d
[CEC][SimGen][Warnings] Re-adjusted code to remove unused variables and avoid warnings compilation
2024-12-21 15:57:47 +01:00
Carmine50
c104d9cb72
[CEC][SimGen][Warnings] Re-adjusted code to remove unused variables and avoid warnings compilation
2024-12-21 14:26:54 +01:00
Carmine50
b999084ade
[CEC][SimGen][CLI] Removed option of nMaxStep since it was unused
2024-12-19 18:12:28 +01:00
Carmine50
30af6f9868
[CEC][SimGen][CLI] Change name of command for simgen
2024-12-19 17:25:45 +01:00
Carmine50
87a3cafa44
[CEC][SimGen][Main Algo] Added main algorithm of SimGen and all necessary utility functions
2024-12-19 14:23:19 +01:00
Carmine50
0ea9929e65
[CEC][SimGen][Man new data struct] Added new variables in Gia_Man to save truth tables, MFFC infos and luts rankings for simgen. Modified also the function type to extract MFFC info
2024-12-19 14:22:26 +01:00
Carmine50
91dcfae020
[CEC][SimGen][Experiment ID] Added experiment ID option to test different experiments with simgen
2024-12-18 19:56:12 +01:00
Carmine50
cbd4456805
[CEC][SimGen][Experiment ID] Added experiment ID option to test different experiments with simgen
2024-12-18 19:53:44 +01:00
Carmine50
070ae52a46
[CEC][SimGen][Custom Parameters] Added custom parameters for SimGen CEC algo
2024-12-18 19:36:50 +01:00
Carmine50
99648e132f
[CEC][SimGen][CLI] Added command line function to call SimGen main function.
2024-12-18 18:43:38 +01:00
wjrforcyber
a8c65f1343
Fix(&put): &put bug with choices
...
Related: #349
2024-12-17 14:05:58 +08:00
Alan Mishchenko
8ba3d9b91c
Trying anothe resource limit in scorr.
2024-12-14 13:44:18 -08:00
Alan Mishchenko
6754da13f2
Compiler warning.
2024-12-08 00:19:54 -08:00
wjrforcyber
7391a297bb
Refactor(MemLeak): MemLeak fix in orchestrate
2024-12-06 18:13:32 +08:00
Ethan Mahintorabi
01c9a65a47
map: Add Mio_Library_t* parameter to Abc_NtkMap
...
This lets users of the ABC API call map without relying on the static
Mio_Library_t* in Abc_FrameReadLibGen.
2024-12-02 06:55:42 +00:00
Alan Mishchenko
14168eb509
Updating command "rungen" to generate random functions.
2024-11-27 22:01:27 -08:00
Alan Mishchenko
1f3cf0aad9
Experiment with "scorr".
2024-11-17 15:44:32 -08:00
Alan Mishchenko
3aff0af0c5
Adding command for generating sorters.
2024-11-11 21:02:59 -08:00
Alan Mishchenko
b5a76d8ba3
Compilation problem.
2024-11-10 19:30:24 -08:00
Alan Mishchenko
f2e4ceb0e3
Update to "lutexact".
2024-11-10 19:12:40 -08:00
Alan Mishchenko
aeb977286f
Updates to LUT cascade synthesis.
2024-11-10 18:54:35 -08:00
Alan Mishchenko
c787e32f86
Adding postiive minterm count for random functions generated by "lutexact".
2024-11-05 22:01:07 -08:00
Alan Mishchenko
091ff4e7a9
Adding generation of random functions to "lutexact"
2024-11-05 19:23:04 -08:00
Alan Mishchenko
ecd948027e
Fixing assertion failures in &put.
2024-10-23 14:49:57 +07:00
Alan Mishchenko
cb2140dc0c
Adding PI/PO name transfer after mapping+retiming.
2024-10-21 20:37:52 +07:00
alanminko
743f3a7bdd
Merge pull request #250 from wjrforcyber/typo
...
Refactor(Typo):Typo currently exists
2024-10-21 01:54:12 -07:00
alanminko
498ec539e6
Merge pull request #340 from aletempiac/acd_improvements
...
Performance improvements to ACD
2024-10-21 01:39:32 -07:00
alanminko
a239dd8c0b
Merge pull request #328 from heshpdx/master
...
Perf improvement in satsolver
2024-10-21 01:38:40 -07:00
Alan Mishchenko
f1773bd612
Procedure to detect node equivalences across two AIGs.
2024-10-21 15:15:08 +07:00
Alan Mishchenko
74e7c64662
Bug fix in &scorr
2024-10-21 13:16:29 +07:00
aletempiac
baf4ddb16a
Bug fix (just in the code; it does not affect the execution)
2024-10-15 19:04:49 +02:00
aletempiac
d1f78b36cb
Bug fix (just in the code; it does not affect the execution)
2024-10-15 19:00:45 +02:00
aletempiac
52c842b648
Cleaning code
2024-10-15 17:54:38 +02:00
aletempiac
46f2300b7b
Performance improvements in ACD
2024-10-15 14:45:09 +02:00