luke/OpenSTA
1
0
Fork 0
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git synced 2026-08-29 09:20:19 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
d6c09372ba730f0e565b2b6458226074300f8564
OpenSTA/verilog
T
History
Jaehyun Kim d6c09372ba test: Initial upload 
Signed-off-by: Jaehyun Kim <[email protected]>
2026-02-13 19:19:09 +09:00
..
test
test: Initial upload
2026-02-13 19:19:09 +09:00
Verilog.i
rm write_verilog -sort
2025-12-12 09:40:45 -07:00
Verilog.tcl
rm write_verilog -sort
2025-12-12 09:40:45 -07:00
VerilogLex.ll
Recognize some basic specify blocks and ignore them (#309)
2025-10-12 14:11:00 -07:00
VerilogParse.yy
Recognize some basic specify blocks and ignore them (#309)
2025-10-12 14:11:00 -07:00
VerilogReader.cc
Fix C++20 warning (#337)
2025-11-21 07:02:35 -08:00
VerilogReader.hh
remove using std from headers
2025-04-11 16:59:48 -07:00
VerilogReaderPvt.hh
remove using std from headers
2025-04-11 16:59:48 -07:00
VerilogScanner.hh
LibExpr/spef/saif c++ parsers
2025-02-01 14:49:30 -08:00
VerilogWriter.cc
rm write_verilog -sort
2025-12-12 09:40:45 -07:00