Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
fcc4a75295f77ceb5468cb2a6f5574e479e48a55
OpenRAM/compiler/base
T
History
Matt Guthaus fcc4a75295 Create VCG using nets as nodes rather than pins.
2018-09-11 13:28:28 -07:00
..
contact.py
Remove unique id in contact that was used for debugging
2018-09-04 16:40:52 -07:00
design.py
Refactor banked SRAM into multiple files and dynamically load in SRAM
2018-07-10 14:17:09 -07:00
geometry.py
Add back LEF blockages. Remove "absolute" flags from GDS output
2018-09-05 09:28:43 -07:00
hierarchy_design.py
Update router to work with pin_layout structure.
2018-08-29 15:34:45 -07:00
hierarchy_layout.py
Create VCG using nets as nodes rather than pins.
2018-09-11 13:28:28 -07:00
hierarchy_spice.py
Update router to work with pin_layout structure.
2018-08-29 15:34:45 -07:00
lef.py
Remove carriage returns form python files
2018-08-07 09:44:01 -07:00
path.py
Merge branch 'dev' of github.com:mguthaus/OpenRAM into dev
2018-02-09 10:25:28 -08:00
pin_layout.py
Add inflate blockages and remove pins from blockages.
2018-09-05 11:06:17 -07:00
route.py
Update router to work with pin_layout structure.
2018-08-29 15:34:45 -07:00
utils.py
Update router to work with pin_layout structure.
2018-08-29 15:34:45 -07:00
vector.py
Organize top-level files into subdirs.
2018-02-09 10:25:24 -08:00
verilog.py
Move last few modules to base dir
2018-02-09 10:29:37 -08:00
wire.py
Merge branch 'dev' of github.com:mguthaus/OpenRAM into dev
2018-02-09 10:25:28 -08:00
Powered by Gitea Version: 1.27.2 Page: 3100ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API