Files
OpenRAM/compiler
mrg d609e4ea04 Reimplement trim options (except on unit tests).
Allow trim netlist to be used for delay and functional simulation.
Each class implements a "trim_insts" set of instances that can be removed.
By default far left, right, top and bottom cells in the bitcell arrays are kept.

Use lvs option in sp_write

Fix lvs option in sram.
2021-04-07 16:07:56 -07:00
..
2021-01-22 11:23:28 -08:00
2021-01-22 11:23:28 -08:00
2021-01-22 11:23:28 -08:00
2021-03-22 15:48:14 -07:00
2021-04-07 16:07:56 -07:00
2021-03-22 15:48:14 -07:00
2021-01-22 11:23:28 -08:00
2021-03-22 15:48:14 -07:00
2018-12-05 12:58:10 -08:00
2021-01-22 11:23:28 -08:00
2021-03-22 15:48:14 -07:00
2021-01-22 11:23:28 -08:00
2021-01-22 11:23:28 -08:00