Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
d32fd96d1dc0f2dcc3aeaad0d003fc105debdbbd
OpenRAM/technology/scn4m_subm/sp_lib
T
History
Matt Guthaus 4b75e49302 Remove unnecessary footer in write driver
2019-08-01 08:59:41 -07:00
..
cell_1rw_1r.sp
Changed scmos bitcell 1rw,1r to have same tx widths as pbitcell.
2018-11-13 22:24:18 -08:00
cell_1w_1r.sp
Copy 1rw/1r cell to 1w/1r.
2019-02-24 09:54:45 -08:00
cell_6t.sp
Comment spice cells. Change replica to short Q to vdd instead of Qbar to gnd.
2018-11-05 10:59:08 -08:00
cell_6t.st0
Copy 1rw/1r cell to 1w/1r.
2019-02-24 09:54:45 -08:00
dff.sp
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
dummy_cell_1rw_1r.sp
Add other SCMOS dummy cells
2019-07-03 14:28:12 -07:00
dummy_cell_1w_1r.sp
Add other SCMOS dummy cells
2019-07-03 14:28:12 -07:00
dummy_cell_6t.sp
Fix dummy row LVS issue
2019-06-14 15:06:04 -07:00
replica_cell_1rw_1r.sp
Replaced bb layer with comment layer in 1rw,1r cell. Changed widths in replica cell.
2018-11-14 11:00:37 -08:00
replica_cell_1w_1r.sp
Copy 1rw/1r cell to 1w/1r.
2019-02-24 09:54:45 -08:00
replica_cell_6t.sp
Comment spice cells. Change replica to short Q to vdd instead of Qbar to gnd.
2018-11-05 10:59:08 -08:00
sense_amp.sp
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
tri_gate.sp
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
write_driver.sp
Remove unnecessary footer in write driver
2019-08-01 08:59:41 -07:00
Powered by Gitea Version: 1.27.2 Page: 1409ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API