This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 09:30:38 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
cf63499e769d3b3f9174f2d47a73aeb40e21d55c
OpenRAM
/
technology
/
freepdk45
T
History
mrg
cf63499e76
Convert bitcells to 1port and 2port
2020-11-13 08:09:21 -08:00
..
gds_lib
Convert bitcells to 1port and 2port
2020-11-13 08:09:21 -08:00
sp_lib
Convert bitcells to 1port and 2port
2020-11-13 08:09:21 -08:00
tech
Convert bitcells to 1port and 2port
2020-11-13 08:09:21 -08:00
tf
Add comment layer to display.drf so it is included in .lyp file.
2019-08-27 08:51:34 -07:00
__init__.py
Remove EOL whitespace globally
2020-11-03 06:29:17 -08:00
layers.map
RELEASE 1.0
2016-11-08 09:57:35 -08:00
