| .. |
|
base
|
Fix instersection bug. Improve primary and secondary pin algo.
|
2018-12-04 16:53:04 -08:00 |
|
bitcells
|
Bitcell supply routing fixes.
|
2018-11-30 12:32:13 -08:00 |
|
characterizer
|
Functional simulation uses threshold for high and low noise margins
|
2018-11-28 16:55:04 -08:00 |
|
datasheet
|
moved flask_table warning from sram.py to datasheet_gen.py
|
2018-10-18 09:58:19 -07:00 |
|
drc
|
Moving wide metal spacing to routing grid level
|
2018-10-15 09:59:16 -07:00 |
|
gdsMill
|
Check for single top-level structure in vlsiLayout. Don't allow dff_inv and dff_buf to have same names.
|
2018-11-16 11:48:41 -08:00 |
|
modules
|
Bitcell supply routing fixes.
|
2018-11-30 12:32:13 -08:00 |
|
pgates
|
pgate inputs and outputs are all on M1 for flexible via placement when using gates.
|
2018-11-28 12:42:29 -08:00 |
|
router
|
Fix offset bug with negative vertical supply rails
|
2018-12-06 11:58:19 -08:00 |
|
tests
|
Merge branch 'dev' into supply_routing
|
2018-12-04 17:57:18 -08:00 |
|
verify
|
Remove redundant DRC run in magic.
|
2018-11-05 13:30:42 -08:00 |
|
Makefile
|
Add Makefile for parallel test execution.
|
2018-01-22 13:39:07 -08:00 |
|
debug.py
|
Output debug warnings and errors to stderr. Clean up regress script a bit.
|
2018-07-11 09:51:28 -07:00 |
|
example_config_freepdk45.py
|
Remove options from example config files
|
2018-11-05 12:47:47 -08:00 |
|
example_config_scn4m_subm.py
|
Revert to 5V example until we fix spice models in scn4m_subm
|
2018-11-27 14:17:06 -08:00 |
|
gen_stimulus.py
|
Convert entire OpenRAM to use python3. Works with Python 3.6.
|
2018-05-14 16:15:45 -07:00 |
|
globals.py
|
Fix date/time formatting to remove fraction seconds.
|
2018-11-14 10:31:33 -08:00 |
|
openram.py
|
Merge branch 'dev' into supply_routing
|
2018-10-20 14:29:19 -07:00 |
|
options.py
|
Simplifying supply router to single grid track
|
2018-12-04 08:41:57 -08:00 |
|
sram.py
|
Remove 4 bank code and test for now.
|
2018-11-29 10:28:09 -08:00 |
|
sram_1bank.py
|
Cleanup code. Add time breakdown for SRAM creation.
|
2018-12-05 09:51:17 -08:00 |
|
sram_2bank.py
|
Cleanup some items with new sram_config. Update unit tests accordingly.
|
2018-09-04 10:47:24 -07:00 |
|
sram_base.py
|
Cleanup code. Add time breakdown for SRAM creation.
|
2018-12-05 09:51:17 -08:00 |
|
sram_config.py
|
Added custom 1rw+1r bitcell. Testing are currently failing.
|
2018-10-22 17:02:21 -07:00 |
b72382b400