This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-31 02:06:39 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
9c8090d94bf0878125b656314d3a3fd6b836589e
OpenRAM
/
compiler
/
characterizer
T
History
Jesse Cirimelli-Low
0556b86424
html datasheet no longer dependeds on sram
2019-01-16 14:52:01 -08:00
..
__init__.py
Make xa least priority since it fails functional tests.
2019-01-03 19:20:31 -08:00
bitline_delay.py
Added better port selection to bitline measurements.
2018-12-12 15:59:20 -08:00
charutils.py
…
delay.py
Fixed delay test values.
2018-12-05 00:13:23 -08:00
functional.py
Moved feasible period search from functional.py to tests.
2018-12-05 23:23:40 -08:00
lib.py
html datasheet no longer dependeds on sram
2019-01-16 14:52:01 -08:00
logical_effort.py
Changed s_en delay calculation based recent control logic changes.
2018-12-05 17:10:11 -08:00
setup_hold.py
…
simulation.py
…
stimuli.py
Added bitline measures with hardcoded names.
2018-12-12 00:43:08 -08:00
trim_spice.py
Added bitline measures with hardcoded names.
2018-12-12 00:43:08 -08:00
worst_case.py
…