Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
9744bc516ac1d14d5142f2c0607deb4b2eed331a
OpenRAM/technology/scn4m_subm
T
History
Hunter Nichols f05865b307 Fixed drc issues with replica bitline test.
2018-11-02 17:16:41 -07:00
..
gds_lib
Fixed drc issues with replica bitline test.
2018-11-02 17:16:41 -07:00
mag_lib
Fixed drc issues with replica bitline test.
2018-11-02 17:16:41 -07:00
models
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
sp_lib
Fixed error in control logic test. Added gds/sp for replica cell 1rw+1r.
2018-10-31 00:06:34 -07:00
sue_lib
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
tech
Altered bitline with heuristic to have a larger delay chain for larger column muxes. Also have to alter the feasible period for functional tests to pass.
2018-10-30 22:19:26 -07:00
tf
Supply router working except:
2018-09-18 12:57:39 -07:00
Powered by Gitea Version: 1.27.2 Page: 86ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API