This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-30 01:48:33 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
9744bc516ac1d14d5142f2c0607deb4b2eed331a
OpenRAM
/
technology
/
scn4m_subm
/
tech
T
History
Hunter Nichols
e5dcf5d5b1
Altered bitline with heuristic to have a larger delay chain for larger column muxes. Also have to alter the feasible period for functional tests to pass.
2018-10-30 22:19:26 -07:00
..
__init__.py
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
LICENSE.txt
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
SCN4M_SUBM.20.tech
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
tech.py
Altered bitline with heuristic to have a larger delay chain for larger column muxes. Also have to alter the feasible period for functional tests to pass.
2018-10-30 22:19:26 -07:00
