Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
62439bdac6ede5543d2c38addc98a0f19c8276be
OpenRAM/compiler/base
T
History
Hunter Nichols 62439bdac6 Fixed merge conflicts with sram.py
2018-10-22 17:29:14 -07:00
..
contact.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
design.py
Merge branch 'dev' into supply_routing
2018-10-17 09:47:18 -07:00
geometry.py
Cleanup of router.
2018-10-04 14:04:29 -07:00
hierarchy_design.py
Update router to work with pin_layout structure.
2018-08-29 15:34:45 -07:00
hierarchy_layout.py
Supply router working except for off by one rail via error
2018-10-19 14:21:03 -07:00
hierarchy_spice.py
Fix print check regression
2018-10-15 13:23:31 -07:00
lef.py
Remove carriage returns form python files
2018-08-07 09:44:01 -07:00
path.py
Merge branch 'dev' of github.com:mguthaus/OpenRAM into dev
2018-02-09 10:25:28 -08:00
pin_layout.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
route.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
utils.py
Added custom 1rw+1r bitcell. Testing are currently failing.
2018-10-22 17:02:21 -07:00
vector.py
Fix Future Warning for real
2018-10-10 15:58:16 -07:00
verilog.py
Move last few modules to base dir
2018-02-09 10:29:37 -08:00
wire.py
Update all drc usages to call function type
2018-10-12 14:37:51 -07:00
Powered by Gitea Version: 1.27.2 Page: 123ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API