This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 09:30:38 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
58da8af619689fb2002e2b03dbcd7eae0a859dd1
OpenRAM
/
technology
/
scn3me_subm
T
History
Matt Guthaus
58da8af619
Make both gnd rails in 6T cell from top to bottom in SCMOS. Connect in bitcell array.
2018-01-31 10:04:28 -08:00
..
gds_lib
Make both gnd rails in 6T cell from top to bottom in SCMOS. Connect in bitcell array.
2018-01-31 10:04:28 -08:00
mag_lib
Fixed bug with missing tri gate via.
2018-01-29 17:29:30 -08:00
sp_lib
RELEASE 1.0
2016-11-08 09:57:35 -08:00
sue_lib
RELEASE 1.0
2016-11-08 09:57:35 -08:00
tech
Fix 6T and replica cell contact spacing issues with Magic DRC.
2018-01-26 12:39:00 -08:00
layers.map
RELEASE 1.0
2016-11-08 09:57:35 -08:00
