Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
559dfbc7a67f4f6ffd9a33c61da4e578df736ec4
OpenRAM/compiler/example_configs
T
History
jcirimel d22164bd48 single port progess
2020-09-14 18:11:38 -07:00
..
big_config_scn4m_subm.py
Change default nominal corners to false and enable in test config.
2019-11-29 12:08:53 -08:00
example_config_1rw_1r_scn4m_subm.py
Change default nominal corners to false and enable in test config.
2019-11-29 12:08:53 -08:00
example_config_1rw_2mux_scn4m_subm.py
Make drc and lvs errors a member variable. Run only once.
2020-07-13 12:49:24 -07:00
example_config_1w_1r_scn4m_subm.py
fix merge conflicts
2020-07-21 11:38:34 -07:00
example_config_freepdk45.py
Change default nominal corners to false and enable in test config.
2019-11-29 12:08:53 -08:00
example_config_scn4m_subm.py
revert example scn4m to non netlist only
2020-02-09 23:52:11 -08:00
giant_config_scn4m_subm.py
Change default nominal corners to false and enable in test config.
2019-11-29 12:08:53 -08:00
medium_config_scn4m_subm.py
Change default nominal corners to false and enable in test config.
2019-11-29 12:08:53 -08:00
run1.py
single port progess
2020-09-14 18:11:38 -07:00
run2.py
single port progess
2020-09-14 18:11:38 -07:00
run3.py
single port progess
2020-09-14 18:11:38 -07:00
run4.py
single port progess
2020-09-14 18:11:38 -07:00
run5.py
single port progess
2020-09-14 18:11:38 -07:00
s8config.py
single port progess
2020-09-14 18:11:38 -07:00
Powered by Gitea Version: 1.27.2 Page: 551ms Template: 23ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API