Matt Guthaus
|
ad35f8745e
|
Add direction to pins of all modules
|
2019-08-06 14:14:09 -07:00 |
Matt Guthaus
|
6e044b776f
|
Merge branch 'pep8_cleanup' into dev
|
2019-06-14 08:47:10 -07:00 |
Matt Guthaus
|
a234b0af88
|
Fix space before comment
|
2019-06-14 08:43:41 -07:00 |
mrg
|
fc12ea24e9
|
Add boundary to every module and pgate for visual debug.
|
2019-06-03 15:27:37 -07:00 |
Matt Guthaus
|
0f03553689
|
Update copyright to correct years.
|
2019-05-06 06:50:15 -07:00 |
Matt Guthaus
|
3f9a987e51
|
Update copyright. Add header to all OpenRAM files.
|
2019-04-26 12:33:53 -07:00 |
Hunter Nichols
|
0e96648211
|
Added linear corner factors in analytical delay model.
|
2019-03-04 00:42:18 -08:00 |
Matt Guthaus
|
0c3baa5172
|
Added some comments to the spice files.
|
2019-01-25 15:00:00 -08:00 |
Matt Guthaus
|
a418431a42
|
First draft of sram_factory code
|
2019-01-16 16:15:38 -08:00 |
Hunter Nichols
|
722bc907c4
|
Merged with dev. Fixed conflicts in tests.
|
2018-12-02 23:09:00 -08:00 |
Matt Guthaus
|
b912f289a6
|
Remove extra X in instance names
|
2018-11-27 12:02:53 -08:00 |
Matt Guthaus
|
5e0eb609da
|
Check for single top-level structure in vlsiLayout. Don't allow dff_inv and dff_buf to have same names.
|
2018-11-16 11:48:41 -08:00 |
Matt Guthaus
|
a094db9077
|
Merge branch 'multiport' into supply_routing
|
2018-10-11 09:56:38 -07:00 |
Matt Guthaus
|
e22e658090
|
Converted all submodules to use _bit notation instead of [bit]
|
2018-10-11 09:53:08 -07:00 |
Matt Guthaus
|
bb83e5f1be
|
Move clk up in dff arrays for supply pin access
|
2018-10-05 08:18:38 -07:00 |
Matt Guthaus
|
e17c69be3e
|
Clean up new code for add_modules, add_pins and netlist/layouts.
|
2018-08-28 10:24:09 -07:00 |
Matt Guthaus
|
6401cbf2a6
|
Move place function to instance class rather than hierarchy.
|
2018-08-27 17:25:39 -07:00 |
Matt Guthaus
|
8664f7a0b8
|
Converted all modules to not run create_layout when netlist_only
mode is enabled.
|
2018-08-27 16:42:48 -07:00 |
Matt Guthaus
|
138a70fc23
|
Add place_inst routine.
Separate create netlist and layout in some modules.
|
2018-08-27 10:42:40 -07:00 |
Matt Guthaus
|
f43d4cc98f
|
Fix routing clk connections of dff arrays
|
2018-07-18 11:38:58 -07:00 |
Matt Guthaus
|
873be38e15
|
Add M3 pins on dff_buf array
|
2018-04-11 12:09:15 -07:00 |
Matt Guthaus
|
ed8eaed54f
|
Reworking control logic for veritcal poly. Rewrote delay line. Rewrote buffered-DFF array.
|
2018-03-23 08:12:47 -07:00 |