luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

remove superfluous imports from multiport test

This commit is contained in:
samuelkcrow 2022-07-22 13:03:09 -07:00
parent b82213caff
commit f01e73328d
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/tests/16_control_logic_delay_multiport_test.py
View File

@ -24,8 +24,6 @@ class control_logic_delay_test(openram_test):
def runTest(self): def runTest(self):
config_file = "{}/tests/configs/config".format(os.getenv("OPENRAM_HOME")) config_file = "{}/tests/configs/config".format(os.getenv("OPENRAM_HOME"))
globals.init_openram(config_file) globals.init_openram(config_file)
import control_logic_delay
import tech
# check control logic for multi-port # check control logic for multi-port
OPTS.bitcell = "pbitcell" OPTS.bitcell = "pbitcell"