luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 01:33:37 +02:00
Code Issues Packages Projects Releases Wiki Activity

reoriented cell and added tap cell

Browse Source
This commit is contained in:
Jacob Walker
2023-03-30 11:30:50 -07:00
parent 7309af7e29
commit a3e271f6fb
5 changed files with 152 additions and 69 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/rom_base_cell.py
+3 -3
View File
@@ -19,8 +19,8 @@ from tech import drc
class rom_base_cell(rom_dummy_cell):
def __init__(self, name="", cell_name=None):
super().__init__(name, cell_name)
def __init__(self, name="", cell_name=None, add_source_contact=False, add_drain_contact=False, route_layer="m1"):
super().__init__(name, cell_name, add_source_contact, add_drain_contact, route_layer)
#self.route_layer= route_layer
#self.create_netlist()
#self.create_layout()
@@ -52,7 +52,7 @@ class rom_base_cell(rom_dummy_cell):
def create_nmos(self):
self.cell_inst = self.add_inst( name=self.name,
mod=self.nmos,
rotate=90)
)
self.connect_inst(["bl_h", "wl", "bl_l", "gnd"])