mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-08 12:03:27 +02:00
modules: Use add_power_pin API for all modules
sense_amp_array, write_driver_array, and single_column_mux were the only offenders. Signed-off-by: Bastian Koppelmann <[email protected]>
This commit is contained in:
@@ -180,14 +180,10 @@ class single_level_column_mux(pgate.pgate):
|
||||
implant_type="p",
|
||||
well_type="p")
|
||||
|
||||
# Add the M1->M2->M3 stack
|
||||
self.add_via_center(layers=self.m1_stack,
|
||||
offset=active_pos)
|
||||
self.add_via_center(layers=self.m2_stack,
|
||||
offset=active_pos)
|
||||
self.add_layout_pin_rect_center(text="gnd",
|
||||
layer="m3",
|
||||
offset=active_pos)
|
||||
# Add the M1->..->power_grid_layer stack
|
||||
self.add_power_pin(name = "gnd",
|
||||
loc = active_pos,
|
||||
start_layer="m1")
|
||||
|
||||
# Add well enclosure over all the tx and contact
|
||||
self.add_rect(layer="pwell",
|
||||
|
||||
Reference in New Issue
Block a user