luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

Convert wordline driver to use sized pdriver

Browse Source
This commit is contained in:
Matt Guthaus
2019-01-24 10:20:23 -08:00
parent 091b4e4c62
commit 8f56953af0
3 changed files with 9 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/bank.py
+2 -1
View File
@@ -446,7 +446,8 @@ class bank(design.design):
self.add_mod(self.row_decoder)
self.wordline_driver = factory.create(module_type="wordline_driver",
rows=self.num_rows)
rows=self.num_rows,
cols=self.num_cols)
self.add_mod(self.wordline_driver)
self.inv = factory.create(module_type="pinv")
compiler/modules/wordline_driver.py
+5 -2
View File
@@ -15,10 +15,11 @@ class wordline_driver(design.design):
Generates the wordline-driver to drive the bitcell
"""
def __init__(self, name, rows):
def __init__(self, name, rows, cols):
design.design.__init__(self, name)
self.rows = rows
self.cols = cols
self.create_netlist()
if not OPTS.netlist_only:
@@ -52,7 +53,9 @@ class wordline_driver(design.design):
# This is just used for measurements,
# so don't add the module
self.inv = factory.create(module_type="pinv")
self.inv = factory.create(module_type="pdriver",
fanout=self.cols,
neg_polarity=True)
self.add_mod(self.inv)
self.inv_no_output = factory.create(module_type="pinv",