luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 18:48:10 +02:00
Code Issues Packages Projects Releases Wiki Activity

merging changes in bitcell.py

Browse Source
This commit is contained in:
Michael Timothy Grimes
2018-04-03 09:46:12 -07:00
parent 0cc077598e 04ed3792c7
commit 7f46a0dead
48 changed files with 6710 additions and 59 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/golden/sram_2_16_1_freepdk45_TT_1p0V_25C_analytical.lib
+5 -5
View File
@@ -82,7 +82,7 @@ cell (sram_2_16_1_freepdk45){
leakage_power () {
when : "CSb";
value : 0;
value : 0.000173;
}
cell_leakage_power : 0;
bus(DATA){
@@ -298,19 +298,19 @@ cell (sram_2_16_1_freepdk45){
internal_power(){
when : "!CSb & clk & !WEb";
rise_power(scalar){
values("0.0");
values("0.065526962224");
}
fall_power(scalar){
values("0.0");
values("0.065526962224");
}
}
internal_power(){
when : "!CSb & !clk & WEb";
rise_power(scalar){
values("0.0");
values("0.065526962224");
}
fall_power(scalar){
values("0.0");
values("0.065526962224");
}
}
internal_power(){
compiler/tests/golden/sram_2_16_1_scn3me_subm_TT_5p0V_25C_analytical.lib
+5 -5
View File
@@ -82,7 +82,7 @@ cell (sram_2_16_1_scn3me_subm){
leakage_power () {
when : "CSb";
value : 0;
value : 0.000173;
}
cell_leakage_power : 0;
bus(DATA){
@@ -298,19 +298,19 @@ cell (sram_2_16_1_scn3me_subm){
internal_power(){
when : "!CSb & clk & !WEb";
rise_power(scalar){
values("0.0");
values("10.9314668117");
}
fall_power(scalar){
values("0.0");
values("10.9314668117");
}
}
internal_power(){
when : "!CSb & !clk & WEb";
rise_power(scalar){
values("0.0");
values("10.9314668117");
}
fall_power(scalar){
values("0.0");
values("10.9314668117");
}
}
internal_power(){